数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB7340 数据表(PDF) 52 Page - Texas Instruments

部件名 TUSB7340
功能描述  TUSB73x0 USB 3.0 xHCI Host Controller
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

TUSB7340 数据表(HTML) 52 Page - Texas Instruments

Back Button TUSB7340 Datasheet HTML 48Page - Texas Instruments TUSB7340 Datasheet HTML 49Page - Texas Instruments TUSB7340 Datasheet HTML 50Page - Texas Instruments TUSB7340 Datasheet HTML 51Page - Texas Instruments TUSB7340 Datasheet HTML 52Page - Texas Instruments TUSB7340 Datasheet HTML 53Page - Texas Instruments TUSB7340 Datasheet HTML 54Page - Texas Instruments TUSB7340 Datasheet HTML 55Page - Texas Instruments TUSB7340 Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 122 page
background image
8.1.34 Serial Bus Release Number Register (SBRN)
This read only register is set to 30h to indicate that the TUSB73X0 is compliant to release 3.0 of the Universal
Serial Bus Specification.
PCI register offset: 60h
Register type: Read-only
Default value: 00h
Table 8-46. PCI Register 60h
Bit No.
7
6
5
4
3
2
1
0
Reset State
0
0
1
1
0
0
0
0
8.1.35 Frame Length Adjustment Register (FLADJ)
This register is used to adjust any offset from the clock source that generates the clock that drives the SOF
counter. When a new value is written to this register, the length of the frame is adjusted for all USB buses
implemented by the TUSB73X0. This register is only reset by a Global Reset.
PCI register offset: 61h
Register type: Read/Write
Default value: 20h
Table 8-47. PCI Register 61h
Bit No.
7
6
5
4
3
2
1
0
Reset State
0
0
1
0
0
0
0
0
Table 8-48. Frame Length Adjustment Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
7:6
RSVD
r
Reserved. Return zeros when read.
5:0
FRAME_LENGTH(1)
rw
Frame Length Timing Value. Each decimal value change to this register
corresponds to 16 high-speed bit times. The SOF cycle time is equal to
59488 plus the value in this field. The default value is decimal 32 (20h),
which gives a SOF cycle time of 60000.
(1)
This bit is a sticky bit and is reset by a global reset (GRST) or the internally-generated power-on-reset.
8.1.36 PCI Express Capability ID Register
This read-only register identifies the linked list item as the register for PCI Express Capabilities. The register
returns 10h when read.
PCI register offset: 70h
Register type: Read-only
Default value: 10h
Table 8-49. PCI Register 70h
Bit No.
7
6
5
4
3
2
1
0
Reset State
0
0
0
1
0
0
0
0
TUSB7320, TUSB7340
SLLSE76Q – MARCH 2011 – REVISED MARCH 2024
www.ti.com
52
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: TUSB7320 TUSB7340



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com