TUSB7340 datasheet(8/122 Pages) TI2

8 / 122 page

Table 4-1. Clock and Reset Signals (continued)

TYPE

DESCRIPTION

NAME

TUSB7320

TUSB7340

VDD11

A1, B1, A4,

A6, A9, A12,

A16, B17,

B19, B24,

A28, A33,

A31, A38,

B37, B40,

B42, B44,

A50

A1, B1, A4,

A6, A9, A12,

A16, B17,

B19, B24,

A28, A33,

A31, A38,

B37, B40,

B42, B44,

A50

PWR

1.1-V core power rail

VSS

B20, A53

PWR

Ground. The ground pad is labeled A53 for schematic purposes.

VSS_NC

C1, C2, C3,

PWR

The corner pins, which are for mechanical stability of the package, are

connected to ground internally. These pins may be connected to VSS or left

unconnected.

VSS_OSC

B21

PWR

Oscillator return. If using a crystal, the load capacitors should use this signal as

the return path and it should not be connected to the PCB ground. If using an

oscillator, this should be connected to PCB Ground.

TUSB7320, TUSB7340

SLLSE76Q – MARCH 2011 – REVISED MARCH 2024

www.ti.com

Submit Document Feedback

Product Folder Links: TUSB7320 TUSB7340

TUSB7340 数据表(PDF) 8 Page - Texas Instruments

TUSB7340 数据表(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载