数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB7340 数据表(PDF) 69 Page - Texas Instruments

部件名 TUSB7340
功能描述  TUSB73x0 USB 3.0 xHCI Host Controller
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

TUSB7340 数据表(HTML) 69 Page - Texas Instruments

Back Button TUSB7340 Datasheet HTML 65Page - Texas Instruments TUSB7340 Datasheet HTML 66Page - Texas Instruments TUSB7340 Datasheet HTML 67Page - Texas Instruments TUSB7340 Datasheet HTML 68Page - Texas Instruments TUSB7340 Datasheet HTML 69Page - Texas Instruments TUSB7340 Datasheet HTML 70Page - Texas Instruments TUSB7340 Datasheet HTML 71Page - Texas Instruments TUSB7340 Datasheet HTML 72Page - Texas Instruments TUSB7340 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 122 page
background image
8.1.63 General Control 2 Register
This register is a read/write register is used to control various functions of the TUSB73X0. This register is reset
by a PCI Express reset (PERST#), a GRST#, or the internally-generated power-on-reset.
Note: For Pass 1.0 of the TUSB73X0 design, this register is read only zeros and has no effect.
PCI register offset: DCh
Register type: Read-Only, Read/Write
Default value: 0000 001Bh
Table 8-97. PCI Register DCh
Bit
No.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reset
State
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit
No.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reset
State
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
1
Table 8-98. General Control 2 Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:6
RSVD
r
Reserved. Returns zeros when read.
5:3
L1_LATENCY(1)
rw
L1 Maximum Exit Latency. This field is used to program the maximum
acceptable latency when exiting the L1 state. This is used to set the L1
Acceptable Latency field in the Device capabilities register.
000 – Less than 1µs
001 – 1 µs up to less than 2 µs
010 – 2 µs up to less than 4 µs
011 – 4 µs up to less than 8 µs (default)
100 – 8 µs up to less than 16 µs
101 – 16 µs up to less than 32 µs
110 – 32 µs to 64 µs
111 – more than 64 µs
2:0
L0s_LATENCY(1)
rw
L0s Maximum Exit Latency. This field is used to program the maximum
acceptable latency when exiting the L0s state. This is used to set the
L0s Acceptable Latency field in the Device capabilities register.
000 – Less than 64 ns
001 – 64 ns up to less than 128 ns
010 – 128 ns up to less than 256 ns
011 – 256 ns up to less than 512 ns (default)
100 – 512 ns up to less than 1 µs
101 – 1 µs up to less than 2 µs
110 – 2 µs to 4 µs
111 – more than 4 µs
(1)
This bit is reset by a PCI Express reset (PERST), a GRST, or the internally generated power-on-reset.
www.ti.com
TUSB7320, TUSB7340
SLLSE76Q – MARCH 2011 – REVISED MARCH 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
69
Product Folder Links: TUSB7320 TUSB7340



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com