TUSB7340 datasheet(60/122 Pages) TI2

60 / 122 page

Table 8-70. Link Control 2 Register Description (continued)

BIT

FIELD NAME

ACCESS

DESCRIPTION

ENTER_COMPL(1)

Enter Compliance. This bit is sticky and is only reset by a Global Reset.

3:0

TGT_LINK_SPEED(1)

Target Link Speed. This bit is sticky and is only reset by a Global Reset.

(1)

This bit is a sticky bit and is reset by a global reset (GRST) or the internally-generated power-on-reset.

8.1.48 Link Status 2 Register

The Link Status 2 Register indicates current state of the PCI Express Link.

PCI register offset: A2h

Default value: 000xh

Table 8-71. PCI Register A2h

Bit

No.

Reset

State

Table 8-72. Link Status 2 Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:1

RSVD

Reserved. Returns zeros when read.

DEEMPH_LEVEL

Current De-Emphasis Level.

8.1.49 Serial Bus Data Register

The Serial Bus Data register is used to read and write data on the serial bus interface. When writing data to

the serial bus, this register must be written before writing to the Serial Bus Address register to initiate the cycle.

When reading data from the serial bus, this register will contain the data read after the REQBUSY (bit 5 Serial

Bus Control Register) bit is cleared. This register is reset by a PCI Express reset (PERST#), a GRST#, or the

internally-generated power-on-reset.

PCI register offset: B0h

Default value: 00h

Table 8-73. PCI Register B0h

Bit No.

Reset State

TUSB7320, TUSB7340

SLLSE76Q – MARCH 2011 – REVISED MARCH 2024

www.ti.com

Submit Document Feedback

Product Folder Links: TUSB7320 TUSB7340

TUSB7340 数据表(PDF) 60 Page - Texas Instruments

TUSB7340 数据表(HTML) 60 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载