 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PSD834210MIT 数据表(PDF) 74 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD834210MIT 数据表(HTML) 74 Page - STMicroelectronics |
|
|
74 / 89 page  PSD834F2V 74/89 Table 47. Read Timing Note: 1. RD timing has the same timing as DS, LDS, UDS, and PSEN signals. 2. RD and PSEN have the same timing for 8031. 3. Any input used to select an internal PSD function. 4. In multiplexed mode latched address generated from ADIO delay to address output on any Port. 5. RD timing has the same timing as DS, LDS, and UDS signals. Symbol Parameter Conditions -10 -15 -20 Turbo Off Unit Min Max Min Max Min Max tLVLX ALE or AS Pulse Width 26 26 30 ns tAVLX Address Setup Time (Note 3) 910 12 ns tLXAX Address Hold Time (Note 3) 912 14 ns tAVQV Address Valid to Data Valid (Note 3) 100 150 200 + 20 ns tSLQV CS Valid to Data Valid 100 150 200 ns tRLQV RD to Data Valid 8-Bit Bus (Note 5) 35 35 40 ns RD or PSEN to Data Valid 8-Bit Bus, 8031, 80251 (Note 2) 45 50 55 ns tRHQX RD Data Hold Time (Note 1) 000 ns tRLRH RD Pulse Width 38 40 45 ns tRHQZ RD to Data High-Z (Note 1) 38 40 45 ns tEHEL E Pulse Width 40 45 52 ns tTHEH R/W Setup Time to Enable 15 18 20 ns tELTL R/W Hold Time After Enable 0 0 0 ns tAVPV Address Input Valid to Address Output Delay (Note 4) 33 35 40 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
