PSD834210MIT datasheet(53/89 Pages) STMICROELECTRONICS

53 / 89 page

53/89

PSD834F2V

Figure 27. Port D Structure

Port D – Functionality and Structure

Port D has three I/O pins. See Figure 27 and Fig-

ure 28. This port does not support Address Out

mode, and therefore no Control Register is re-

quired. Port D can be configured to perform one or

more of the following functions:

MCU I/O Mode

CPLD Output – External Chip Select (ECS0-

ECS2)

CPLD Input – direct input to the CPLD, no Input

Macrocells (IMC)

Slew rate – pins can be set up for fast slew rate

Port D pins can be configured in PSDsoft Express

as input pins for other dedicated functions:

Address Strobe (ALE/AS, PD0)

CLKIN (PD1) as input to the macrocells flip-

flops and APD counter

PSD Chip Select Input (CSI, PD2). Driving this

signal High disables the Flash memory, SRAM

and CSIOP.

External Chip Select

The CPLD also provides three External Chip Se-

lect (ECS0-ECS2) outputs on Port D pins that can

be used to select external devices. Each External

Chip Select (ECS0-ECS2) consists of one product

term that can be configured active High or Low.

The output enable of the pin is controlled by either

the output enable product term or the Direction

DATA OUT

REG.

ECS[ 2: 0]

READ MUX

CPLD - INPUT

DIR REG.

DATA IN

ENABLE PRODUCT

TERM (.OE)

OUTPUT

SELECT

OUTPUT

MUX

PORT D PIN

DATA OUT

AI02889

PSD834210MIT 数据表(PDF) 53 Page - STMicroelectronics

PSD834210MIT 数据表(HTML) 53 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载