PSD834210MIT datasheet(31/89 Pages) STMICROELECTRONICS

31 / 89 page

31/89

PSD834F2V

Output Macrocell (OMC)

Eight of the Output Macrocells (OMC) are con-

nected to Ports A and B pins and are named as

McellAB0-McellAB7. The other eight macrocells

are connected to Ports B and C pins and are

named as McellBC0-McellBC7. If an McellAB out-

put is not assigned to a specific pin in PSDabel,

the Macrocell Allocator block assigns it to either

Port A or B. The same is true for a McellBC output

on Port B or C. Table 13 shows the macrocells and

port assignment.

The Output Macrocell (OMC) architecture is

shown in Figure 13. As shown in the figure, there

are native product terms available from the AND

Array, and borrowed product terms available (if

unused) from other Output Macrocells (OMC). The

polarity of the product term is controlled by the

XOR gate. The Output Macrocell (OMC) can im-

plement either sequential logic, using the flip-flop

element, or combinatorial logic. The multiplexer

selects between the sequential or combinatorial

logic outputs. The multiplexer output can drive a

port pin and has a feedback path to the AND Array

inputs.

The flip-flop in the Output Macrocell (OMC) block

can be configured as a D, T, JK, or SR type in the

PSDabel program. The flip-flop’s clock, preset,

and clear inputs may be driven from a product

term of the AND Array. Alternatively, CLKIN (PD1)

can be used for the clock input to the flip-flop. The

flip-flop is clocked on the rising edge of CLKIN

(PD1). The preset and clear are active High inputs.

Each clear input can use up to two product terms.

Table 13. Output Macrocell Port and Data Bit Assignments

Output

Macrocell

Port

Assignment

Native Product Terms

Maximum Borrowed

Product Terms

Data Bit for Loading or

Reading

McellAB0

Port A0, B0

McellAB1

Port A1, B1

McellAB2

Port A2, B2

McellAB3

Port A3, B3

McellAB4

Port A4, B4

McellAB5

Port A5, B5

McellAB6

Port A6, B6

McellAB7

Port A7, B7

McellBC0

Port B0, C0

McellBC1

Port B1, C1

McellBC2

Port B2, C2

McellBC3

Port B3, C3

McellBC4

Port B4, C4

McellBC5

Port B5, C5

McellBC6

Port B6, C6

McellBC7

Port B7, C7

PSD834210MIT 数据表(PDF) 31 Page - STMicroelectronics

PSD834210MIT 数据表(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载