| 数据搜索系统,热门电子元器件搜索 |
|
PSD834210MIT 数据表(PDF) 30 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD834210MIT 数据表(HTML) 30 Page - STMicroelectronics |
|
30 / 89 page ![]() PSD834F2V 30/89 Complex PLD (CPLD) The CPLD can be used to implement system logic functions, such as loadable counters and shift reg- isters, system mailboxes, handshaking protocols, state machines, and random logic. The CPLD can also be used to generate three External Chip Se- lect (ECS0-ECS2), routed to Port D. Although External Chip Select (ECS0-ECS2) can be produced by any Output Macrocell (OMC), these three External Chip Select (ECS0-ECS2) on Port D do not consume any Output Macrocells (OMC). As shown in Figure 10, the CPLD has the following blocks: s 24 Input Macrocells (IMC) s 16 Output Macrocells (OMC) s Macrocell Allocator s Product Term Allocator s AND Array capable of generating up to 137 product terms s Four I/O Ports. Each of the blocks are described in the sections that follow. The Input Macrocells (IMC) and Output Macrocells (OMC) are connected to the PSD internal data bus and can be directly accessed by the MCU. This enables the MCU software to load data into the Output Macrocells (OMC) or read data from both the Input and Output Macrocells (IMC and OMC). This feature allows efficient implementation of sys- tem logic and eliminates the need to connect the data bus to the AND Array as required in most standard PLD macrocell architectures. Figure 12. Macrocell and I/O Port I/O PORTS CPLD MACROCELLS INPUT MACROCELLS LATCHED ADDRESS OUT MUX D D Q Q Q G D QD WR WR PDR DATA PRODUCT TERM ALLOCATOR DIR REG. SELECT INPUT PRODUCT TERMS FROM OTHER MACROCELLS POLARITY SELECT UP TO 10 PRODUCT TERMS CLOCK SELECT PR DI LD D/T CK CL Q D/T/JK FF SELECT PT CLEAR PT CLOCK GLOBAL CLOCK PT OUTPUT ENABLE (OE) MACROCELL FEEDBACK I/O PORT INPUT ALE/AS PT INPUT LATCH GATE/CLOCK MCU LOAD PT PRESET MCU DATA IN COMB. /REG SELECT MACROCELL TO I/O PORT ALLOC. CPLD OUTPUT TO OTHER I/O PORTS MCU ADDRESS / DATA BUS MACROCELL OUT TO MCU DATA LOAD CONTROL CPLD OUTPUT I/O PIN AI02874 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |