PSD834210MIT datasheet(57/89 Pages) STMICROELECTRONICS

部件名	PSD834210MIT

功能描述	Flash PSD, 3.3V Supply, for 8-bit MCUs 2 Mbit 256 Kbit Dual Flash Memories and 64 Kbit SRAM

PDF	89 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

57 / 89 page

57/89

PSD834F2V

2. Typical current consumption assuming no PLD inputs are changing state and the PLD Turbo bit is 0.

For Users of the HC11 (or compatible). The

HC11 turns off its E clock when it sleeps. There-

fore, if you are using an HC11 (or compatible) in

your design, and you wish to use the Power-down

mode, you must not connect the E clock to CLKIN

(PD1). You should instead connect a crystal oscil-

lator to CLKIN (PD1). The crystal oscillator fre-

quency must be

less than 15 times the frequency

of AS. The reason for this is that if the frequency is

greater than 15 times the frequency of AS, the

PSD keeps going into Power-down mode.

Figure 30. Enable Power-down Flow Chart

Other Power Saving Options. The PSD offers

other reduced power saving options that are inde-

pendent of the Power-down mode. Except for the

SRAM Stand-by and PSD Chip Select Input (CSI,

PD2) features, they are enabled by setting bits in

PMMR0 and PMMR2.

Enable APD

Set PMMR0 Bit 1 = 1

PSD in Power

Down Mode

ALE/AS idle

for 15 CLKIN

clocks?

RESET

Yes

OPTIONAL

Disable desired inputs to PLD

by setting PMMR0 bits 4 and 5

and PMMR2 bits 2 through 6.

AI02892

PSD834210MIT 数据表(PDF) 57 Page - STMicroelectronics

PSD834210MIT 数据表(HTML) 57 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载