ST10F280 datasheet(20/186 Pages) STMICROELECTRONICS

20 / 186 page

ST10F280

20/186

XPERCON (F024h / 12h)

ESFR

Reset Value: - - 05h

Note: - When both CAN and XPWM are disabled via XPERCON setting, then any access in the address

range 00’EC00h 00’EFFFh will be directed to external memory interface, using the BUSCONx

General Purpose I/O when CAN2 is not enabled, and P4.5 and P4.6 can be used as General

Purpose I/O when CAN1 is not enabled.

- The default XPER selection after Reset is : XCAN1 is enabled, XCAN2 is disabled, XRAM is

enabled, XPORT9, XTIMER, XPORT10, XPWM, XADCMUX are disabled.

- Register XPERCON cannot be changed after the global enabling of XPeripherals, i.e. after

setting of bit XPEN in SYSCON register.

98765

-------

----

XPWMEN

XPERCONEN3

XRAMEN

CAN2EN

CAN1EN

Bit

Function

CAN1EN

CAN1 Enable Bit

Accesses to the on-chip CAN1 XPeripheral and its functions are disabled. P4.5 and P4.6 pins

can be used as general purpose I/Os. Address range 00’EF00h-00’EFFFh is only directed to

external memory if CAN2EN and XPWM bits are cleared also.

The on-chip CAN1 XPeripheral is enabled and can be accessed.

CAN2EN

CAN2 Enable Bit

Accesses to the on-chip CAN2 XPeripheral and its functions are disabled. P4.4 and P4.7 pins

can be used as general purpose I/Os. Address range 00’EE00h-00’EEFFh is only directed to

external memory if CAN1EN and XPWM bits are cleared also.

The on-chip CAN2 XPeripheral is enabled and can be accessed.

XRAMEN

XRAM Enable Bit

Accesses to the on-chip 16K Byte XRAM are disabled, external access performed.

The on-chip 16K Byte XRAM is enabled and can be accessed.

XPERCONEN3

XPORT9, XTIMER, XPORT10, XADCMUX Enable Bit

Accesses to the XPORT9, XTIMER, XPORT10, XADCMUX peripherals are disabled, external

access performed.

The on-chip XPORT9, XTIMER, XPORT10, XADCMUX peripherals are enabled and can be

accessed.

XPWMEN

XPWM Enable Bit

Accesses to the on-chip XPWM are disabled, external access performed. Address range

00’EC00h-00’ECFFh is only directed to external memory if CAN1EN and CAN2EN are ‘0’ also

The on-chip XPWM is enabled and can be accessed.

ST10F280 数据表(PDF) 20 Page - STMicroelectronics

ST10F280 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载