ST10F280 datasheet(40/186 Pages) STMICROELECTRONICS

40 / 186 page

ST10F280

40/186

6.1.1 - Features

6.1.1.1 - Enhanced Addressing Capabilities

– New addressing modes including a double indi-

rect addressing mode with pointer post-modifi-

cation.

– Parallel Data Move : this mechanism allows one

operand move during Multiply-Accumulate in-

structions without penalty.

– New tranfer instructions CoSTORE (for fast ac-

cess to the MAC SFRs) and CoMOV (for fast

memory to memory table transfer).

6.1.1.2 - Multiply-Accumulate Unit

– One-cycle execution for all MAC operations.

– 16 x 16 signed/unsigned parallel multiplier.

– 40-bit signed arithmetic unit with automatic sat-

uration mode.

– 40-bit accumulator.

– 8-bit left/right shifter.

– Full instruction set with multiply and multiply-ac-

cumulate, 32-bit signed arithmetic and compare

instructions.

6.1.1.3 - Program Control

– Repeat Unit : allows some MAC co-processor in-

structions to be repeated up to 8192 times. Re-

peated instructions may be interrupted.

– MAC interrupt (Class B Trap) on MAC condition

flags.

Figure 10 : MAC Unit Architecture

Note: * Shared with standard ALU.

Operand 2

Operand 1

Control Unit

Repeat Unit

ST10 CPU

Interrupt

Controller

MSW

MRW

MAH

MAL

MCW

Flags MAE

Mux

8-bit Left/Right

Shifter

Mux

Sign Extend

16 x 16

Concatenation

signed/unsigned

Multiplier

40-bit Signed Arithmetic Unit

08000h

Scaler

GPR Pointers *

IDX0 Pointer

IDX1 Pointer

QR0 GPR Offset Register

QR1 GPR Offset Register

QX0 IDX Offset Register

QX1 IDX Offset Register

ST10F280 数据表(PDF) 40 Page - STMicroelectronics

ST10F280 数据表(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载