ADE5166 datasheet(136/148 Pages) AD

136 / 148 page

ADE5166/ADE5169/ADE5566/ADE5569

Preliminary Technical Data

Rev. PrB | Page 136 of 148

SS (Slave Select Pin)

In SPI slave mode, a transfer is initiated by the assertion of SS

low. The SPI port then transmits and receives 8-bit data until

the data is concluded by the deassertion of SS according to the

SPICON bit setting. In slave mode, SS is always an input.

In SPI master mode, the SS can be used to control data transfer

to a slave device. In the automatic slave select control mode, the

SS is asserted low to select the slave device and then raised to

deselect the slave device after the transfer is complete. Automatic

slave select control is enabled by setting the AUTO_SS bit in the

SPI Configuration SFR 1 (SPIMOD1, 0xE8).

In a multimaster system, the SS can be configured as an input so

that the SPI peripheral can operate as a slave in some situations

and as a master in others. In this case, the slave selects for the

slaves controlled by this SPI peripheral should be generated

with general I/O pins.

SPI MASTER OPERATING MODES

The double buffered receive and transmit registers can be used to

maximize the throughput of the SPI peripheral by continuously

streaming out data in master mode. The continuous transmit mode

is designed to use the full capacity of the SPI. In this mode, the

master transmits and receives data until the SPI/I2C transmit

buffer SFR (SPI2CTx, 0x9A) is empty at the start of a byte transfer.

Continuous mode is enabled by setting the SPICONT bit in the SPI

Configuration SFR 2 (SPIMOD2, 0xE9). The SPI peripheral also

offers a single byte read/write function.

In master mode, the type of transfer is handled automatically,

depending on the configuration of the SPICONT bit in the SPI

Configuration SFR 2 (SPIMOD2, 0xE9). The following proce-

dures show the sequence of events that should be performed for

each master operating mode. Based on the SS configuration,

some of these events take place automatically.

Procedures for Using SPI as a Master

Single Byte Write Mode, SPICONT (SPIMOD2[7]) = 0

Write to SPI2CTx SFR.

SS is asserted low and a write routine is initiated.

SPITxIRQ interrupt flag is set when the SPI2CTx register

is empty.

SS is deasserted high.

Write to SPI2CTx SFR to clear the SPITxIRQ interrupt flag.

Continuous Mode, SPICONT (SPIMOD2[7]) = 1

Write to SPI2CTx SFR.

SS is asserted low and write routine is initiated.

Wait for the SPITxIRQ interrupt flag to write to SPI2CTx SFR.

Transfer continues until the SPI2CTx register and transmit

shift registers are empty.

SPITxIRQ interrupt flag is set when the SPI2CTx register

is empty.

SS is deasserted high.

Write to SPI2CTx SFR to clear the SPITxIRQ interrupt flag.

Figure 89 shows the SPI output for certain automatic chip select

and continuous mode selections. Note that if the continuous mode

is not used, a short delay is inserted between transfers.

SCLK

DOUT

DIN

DIN1

DIN2

AUTO_SS = 1

SPICONT = 0

SCLK

DOUT

DIN

DIN1

AUTO_SS = 1

SPICONT = 1

DIN2

AUTO_SS = 0

SPICONT = 0

(MANUAL SS CONTROL)

DOUT1

DOUT2

DOUT1

DOUT2

SCLK

DOUT

DIN

DIN1

DIN2

DOUT1

DOUT2

Figure 89. Automatic Chip Select and Continuous Mode Output

Note that reading the content of the SPI/I2C receive buffer SFR

(SPI2CRx, 0x9B) should be done using a 2-cycle instruction set,

such as MOV A or SPI2CRX. Using a 3-cycle instruction, such

as MOV 0x3D or SPI2CRX, does not transfer the right

information into the target register.

ADE5166 数据表(PDF) 136 Page - Analog Devices

ADE5166 数据表(HTML) 136 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ADE5166 数据表(PDF) 136 Page - Analog Devices

ADE5166 数据表(HTML) 136 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载