| 数据搜索系统,热门电子元器件搜索 |
|
HD64F2149YV 数据表(PDF) 197 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2149YV 数据表(HTML) 197 Page - Renesas Technology Corp |
|
197 / 1075 page ![]() Section 7 Data Transfer Controller Rev. 3.00 Jan 18, 2006 page 169 of 1044 REJ09B0280-0300 7.1.3 Register Configuration Table 7.1 summarizes the DTC registers. Table 7.1 DTC Registers Name Abbreviation R/W Initial Value Address* 1 DTC mode register A MRA —* 2 Undefined —* 3 DTC mode register B MRB —* 2 Undefined —* 3 DTC source address register SAR —* 2 Undefined —* 3 DTC destination address register DAR —* 2 Undefined —* 3 DTC transfer count register A CRA —* 2 Undefined —* 3 DTC transfer count register B CRB —* 2 Undefined —* 3 DTC enable registers DTCER R/W H'00 H'FEEE to H'FEF2 DTC vector register DTVECR R/W H'00 H'FEF3 Module stop control register MSTPCRH R/W H'3F H'FF86 MSTPCRL R/W H'FF H'FF87 Notes: 1. Lower 16 bits of the address. 2. Registers within the DTC cannot be read or written to directly. 3. Allocated to on-chip RAM addresses H'EC00 to H'EFFF as register information. They cannot be located in external memory space. When the DTC is used, do not clear the RAME bit in SYSCR to 0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |