HD64F2149YV datasheet(326/1075 Pages) RENESAS

326 / 1075 page

Section 10 14-Bit PWM Timer

Rev. 3.00 Jan 18, 2006 page 298 of 1044

REJ09B0280-0300

Bit 1—Carrier Frequency Select (CFS)

Bit 1

CFS

Description

Base cycle = resolution (T)

× 64

DADR range = H'0401 to H'FFFD

Base cycle = resolution (T)

× 256

DADR range = H'0103 to H'FFFF

(Initial value)

DADRA Bit 0—Reserved: This bit cannot be modified and is always read as 1.

DADRB Bit 0—Register Select (REGS): DADRA and DACR, and DADRB and DACNT, are

located at the same addresses. The REGS bit specifies which registers can be accessed. The REGS

bit can be accessed regardless of whether DADRB or DACNT is selected.

Bit 0

REGS

Description

DADRA and DADRB can be accessed

DACR and DACNT can be accessed

(Initial value)

10.2.3

PWM (D/A) Control Register (DACR)

TEST

R/W

PWME

R/W

—

OEB

R/W

CKS

R/W

OEA

R/W

Bit

Initial value

Read/Write

DACR is an 8-bit readable/writable register that selects test mode, enables the PWM outputs, and

selects the output phase and operating speed.

DACR is initialized to H'30 by a reset, and in the standby modes, watch mode, subactive mode,

subsleep mode, and module stop mode.

HD64F2149YV 数据表(PDF) 326 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 326 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载