AT89LP51 datasheet(75/113 Pages) ATMEL

75 / 113 page

3709C–MICRO–5/11

AT89LP51/52 - Preliminary

16. Instruction Set Summary

The AT89LP51/52 is fully binary compatible with the 8051 instruction set. In Compatibility mode

the AT89LP51/52 has identical execution time with AT89S51/52 and other standard 8051s. The

difference between the AT89LP51/52 in Fast mode and the standard 8051 is the number of

cycles required to execute an instruction. Fast mode instructions may take 1 to 5 clock cycles to

complete. The execution times of most instructions may be computed using Table 16-1. Note

that for the purposes of this table, a clock cycle is one period of the output of the system clock

divider. For Fast mode the divider defaults to 1, so the clock cycle equals the oscillator period.

For Compatibility mode the divider defaults to 2, so the clock cycle is twice the oscillator period,

or conversely the clock count is half the number of oscillator periods.

Table 16-1.

Instruction Execution Times and Exceptions

(1)

Generic Instruction Types

Fast Mode Cycle Count Formula

Most arithmetic, logical, bit and transfer instructions

# bytes

Branches and Calls

# bytes + 1

Single Byte Indirect (i.e. ADD A, @Ri, etc.)

RET, RETI

MOVC

MOVX

(3)

MUL

DIV

INC DPTR

Arithmetic

Bytes

Clock Cycles

Hex Code

Compatibility

Fast

ADD A, Rn

28-2F

ADD A, direct

ADD A, @Ri

26-27

ADD A, #data

ADDC A, Rn

38-3F

ADDC A, direct

ADDC A, @Ri

36-37

ADDC A, #data

SUBB A, Rn

98-9F

SUBB A, direct

SUBB A, @Ri

96-97

SUBB A, #data

INC Rn

08-0F

INC direct

INC @Ri

06-07

INC A

DEC Rn

18-1F

DEC direct

AT89LP51 数据表(PDF) 75 Page - ATMEL Corporation

AT89LP51 数据表(HTML) 75 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载