AT89LP51 datasheet(79/113 Pages) ATMEL

79 / 113 page

3709C–MICRO–5/11

AT89LP51/52 - Preliminary

17. Programming the Flash Memory

The Atmel AT89LP51/52 microcontroller features 8K bytes of on-chip In-System Programmable

Flash program memory and 256bytes of nonvolatile Flash data memory. In-System Program-

ming allows programming and reprogramming of the microcontroller positioned inside the end

system. Using a simple 3-wire SPI interface, the programmer communicates serially with the

AT89LP51/52 microcontroller, reprogramming all nonvolatile memories on the chip. In-System

Programming eliminates the need for physical removal of the chips from the system. This will

save time and money, both during development in the lab, and when updating the software or

parameters in the field. The programming interface of the AT89LP51/52 includes the following

features:

• Three-wire serial SPI Programming Interface or 11-pin Parallel Interface

• Selectable Polarity Reset Entry into Programming

•User Signature Array

•Flexible Page Programming

•Row Erase Capability

•Page Write with Auto-Erase Commands

•Programming Status Register

For more detailed information on In-System Programming, refer to the Application Note entitled

“AT89LP In-System Programming Specification”.

17.1

Physical Interface

The AT89LP51/52 provides a standard programming command set with two physical interfaces:

a bit-serial and a byte-parallel interface. Normal Flash programming utilizes the Serial Peripheral

Interface (SPI) pins of an AT89LP51/52 microcontroller. The SPI is a full-duplex synchronous

serial interface consisting of three wires: Serial Clock (SCK), Master-In/Slave-out (MISO), and

Master-out/Slave-in (MOSI)). When programming an AT89LP51/52 device, the programmer

always operates as the SPI master, and the target system always operates as the SPI slave. To

enter or remain in Programming mode the device’s reset line (RST) must be held active. With

the addition of VDD and GND, an AT89LP51/52 microcontroller can be programmed with a min-

imum of seven connections as shown in Figure 17-1.

Figure 17-1. In-System Programming Device Connections

AT89LP51/52

VDD

RST

P1.7/SCK

P1.5/MOSI

GND

Serial Clock

Serial In

RST

POL

P1.6/MISO

Serial Out

GND or VDD

AT89LP51 数据表(PDF) 79 Page - ATMEL Corporation

AT89LP51 数据表(HTML) 79 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载