| 数据搜索系统,热门电子元器件搜索 |
|
AT89LP51 数据表(PDF) 20 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89LP51 数据表(HTML) 20 Page - ATMEL Corporation |
|
20 / 113 page ![]() 20 3709C–MICRO–5/11 AT89LP51/52 - Preliminary Notes: 1. AUXR.4 and AUXR.3 function as WDIDLE and DISRTO only in Compatibility mode. In Fast mode these bits are located in WDTCON. 2. WS1 is only available in Fast mode. WS1 is forced to 0 in Compatibility mode. Figure 3-12. Fast Mode External Data Memory Write Cycle (WS =00B) Table 3-3. AUXR – Auxiliary Control Register AUXR = 8EH Reset Value = xxx0 0000B Not Bit Addressable –– – WDIDLE(1) DISRTO(1) WS1(2) WS0 EXRAM DISALE Bit 7 6 543 21 0 Symbol Function WDIDLE WDT Disable during Idle(1). When WDIDLE = 0 the WDT continues to count in Idle mode. When WDIDLE = 1 the WDT halts counting in Idle mode. DISRTO Disable Reset Output(1). When DISTRO = 0 the reset pin is driven to the same level as POL when the WDT resets. When DISRTO = 1 the reset pin is input only. WS[1-0] Wait State Select. Determines the number of wait states inserted into external memory accesses. WS1 (2) WS0 Wait States RD / WR Strobe Width ALE to RD / WR Setup 000 1 x t CYC (Fast); 3 x t CYC (Compatibility) 1 x t CYC (Fast); 1.5 x tCYC (Compatibility) 011 2 x t CYC (Fast); 15 x tCYC (Compatibility) 1 x t CYC (Fast); 1.5 x tCYC (Compatibility) 102 2 x t CYC (Fast) 2 x t CYC (Fast) 113 3 x t CYC (Fast) 2 x t CYC (Fast) EXRAM External RAM Enable. When EXRAM = 0, MOVX instructions can access the internally mapped portions of the address space. Accesses to addresses above internally mapped memory will access external memory. Set EXRAM = 1 to bypass the internal memory and map the entire address space to external memory. DISALE ALE Disable. When DISALE = 0 the ALE pulse is active at 1/3 of the system clock frequency in Compatibility mode and 1/2 of the system clock frequency in Fast mode. When DISALES = 1 the ALE is inactive (high) unless an external memory access occurs. DISALE must be set to use P4.4 as a general I/O. S1 S2 S3 S4 CLK ALE WR DPL or Ri OUT P0 SFR P0 SFR P0 P2 SFR P2 SFR DPH or P2 OUT P2 DATA OUT |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |