数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89LP51 数据表(PDF) 20 Page - ATMEL Corporation

部件名 AT89LP51
功能描述  8-bit Microcontroller with 4K/8K Bytes In-System Programmable Flash
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89LP51 数据表(HTML) 20 Page - ATMEL Corporation

Back Button AT89LP51 Datasheet HTML 16Page - ATMEL Corporation AT89LP51 Datasheet HTML 17Page - ATMEL Corporation AT89LP51 Datasheet HTML 18Page - ATMEL Corporation AT89LP51 Datasheet HTML 19Page - ATMEL Corporation AT89LP51 Datasheet HTML 20Page - ATMEL Corporation AT89LP51 Datasheet HTML 21Page - ATMEL Corporation AT89LP51 Datasheet HTML 22Page - ATMEL Corporation AT89LP51 Datasheet HTML 23Page - ATMEL Corporation AT89LP51 Datasheet HTML 24Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 113 page
background image
20
3709C–MICRO–5/11
AT89LP51/52 - Preliminary
Notes:
1. AUXR.4 and AUXR.3 function as WDIDLE and DISRTO only in Compatibility mode. In Fast mode these bits are located in
WDTCON.
2. WS1 is only available in Fast mode. WS1 is forced to 0 in Compatibility mode.
Figure 3-12. Fast Mode External Data Memory Write Cycle (WS =00B)
Table 3-3.
AUXR
– Auxiliary Control Register
AUXR = 8EH
Reset Value = xxx0 0000B
Not Bit Addressable
––
WDIDLE(1)
DISRTO(1)
WS1(2)
WS0
EXRAM
DISALE
Bit
7
6
543
21
0
Symbol
Function
WDIDLE
WDT Disable during Idle(1). When WDIDLE = 0 the WDT continues to count in Idle mode. When WDIDLE = 1 the WDT
halts counting in Idle mode.
DISRTO
Disable Reset Output(1). When DISTRO = 0 the reset pin is driven to the same level as POL when the WDT resets.
When DISRTO = 1 the reset pin is input only.
WS[1-0]
Wait State Select. Determines the number of wait states inserted into external memory accesses.
WS1
(2)
WS0
Wait States
RD / WR Strobe Width
ALE to RD / WR Setup
000
1 x t
CYC (Fast);
3 x t
CYC (Compatibility)
1 x t
CYC (Fast); 1.5 x tCYC (Compatibility)
011
2 x t
CYC (Fast); 15 x tCYC (Compatibility)
1 x t
CYC (Fast); 1.5 x tCYC (Compatibility)
102
2 x t
CYC (Fast)
2 x t
CYC (Fast)
113
3 x t
CYC (Fast)
2 x t
CYC (Fast)
EXRAM
External RAM Enable. When EXRAM = 0, MOVX instructions can access the internally mapped portions of the address
space. Accesses to addresses above internally mapped memory will access external memory. Set EXRAM = 1 to
bypass the internal memory and map the entire address space to external memory.
DISALE
ALE Disable. When DISALE = 0 the ALE pulse is active at 1/3 of the system clock frequency in Compatibility mode and
1/2 of the system clock frequency in Fast mode. When DISALES = 1 the ALE is inactive (high) unless an external
memory access occurs. DISALE must be set to use P4.4 as a general I/O.
S1
S2
S3
S4
CLK
ALE
WR
DPL or Ri OUT
P0 SFR
P0 SFR
P0
P2 SFR
P2 SFR
DPH or P2 OUT
P2
DATA OUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com