数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX15VE 数据表(PDF) 65 Page - Texas Instruments

部件名 TNETX15VE
功能描述  VLAN-ENGINE ADDRESS-LOOKUP DEVICE
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX15VE 数据表(HTML) 65 Page - Texas Instruments

Back Button TNETX15VE Datasheet HTML 61Page - Texas Instruments TNETX15VE Datasheet HTML 62Page - Texas Instruments TNETX15VE Datasheet HTML 63Page - Texas Instruments TNETX15VE Datasheet HTML 64Page - Texas Instruments TNETX15VE Datasheet HTML 65Page - Texas Instruments TNETX15VE Datasheet HTML 66Page - Texas Instruments TNETX15VE Datasheet HTML 67Page - Texas Instruments TNETX15VE Datasheet HTML 68Page - Texas Instruments TNETX15VE Datasheet HTML 69Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 113 page
background image
TNETX15VE
VLAN-ENGINE ADDRESS-LOOKUP DEVICE
SPWS028B – APRIL 1997 – REVISED SEPTEMBER 1997
65
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
RAMsize and number of nodes supported
The address capability for the various RAM sizes is given in Table 4. The numbers are upwardly limited by the
table leaves that can be stored in the TNETX15VE 4K x 16 internal SRAM. The minimum size of external SRAM
that supports 1954 addresses (worst case) is 512K x 16 (RAMsize = 0x0B).
Table 4. Address Capability for RAM Sizes
RAMsize
REGISTER
RAM SIZE
WORST CASE
BEST CASE
0x00
640 x 16
2
88
0x01
832 x 16
2
136
0x02
1K x 16
3
184
0x03
2K x 16
7
432
0x04
4K x 16
14
920
0x05
8K x 16
28
1912
0x06
16K x 16
59
1954
0x07
32K x 16
123
1954
0x08
64K x 16
251
1954
0x09
128K x 16
507
1954
0x0A
256K x 16
1019
1954
0x0B
512K x 16
1954
1954
0x0C
1M x 16
1954
1954
0x0D–0x0F
Reserved
The data in Table 4 shows a large range between the worst-case performance and the best-case performance.
For a 500-address system, 128K x 16 is needed. A 1-K address system requires 256K x 16. A 2-K address
system requires 512K x 16. Adding more than 512K x 16 to the TNETX15VE does not increase the address
storage capacity since it exceeds the internal SRAM limit.
The difference between the two numbers at each row depends on the similarity (when viewed in 5-bit groups)
of the addresses entered into the table. If addresses are sequential, there is maximal table sharing, and the most
addresses fit into the smallest space. If addresses are widely spaced with respect to the 5-bit groups, there is
minimal table sharing, because each 32-entry table has only one entry at each level. This requires the most
SRAM per address.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com