TNETX15VE datasheet(14/113 Pages) TI1

14 / 113 page

TNETX15VE

VLAN-ENGINE ADDRESS-LOOKUP DEVICE

SPWS028B – APRIL 1997 – REVISED SEPTEMBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

DIO register access (continued)

SAD0–SAD1

SRNW

ESCS

SRDY

Address-High

Address-Low

Data Register

Auto-Increment

Internal

Registers

Internal RAM

MII Interface

EEPROM Interface

TNETX15VE

Access Register

SRAM Interface

Figure 1. DIO Access (Pointer) Registers

All registers are set to their default values on a hardware reset (setting the RESET terminal high or by writing

0x40 to DIO address high). All registers, except the control register, are also set to their default values on a

software reset (setting the RESET bit high in the control register).

SAD1

SAD0

DESCRIPTION

DIO address low

DIO address high

DIO Data

DIO data auto-increment

DIO address register DIOADR at SAD1–SAD0 = 00b and 01b (host)

DIO ADDRESS HIGH

DIO ADDRESS LOW

15†

0‡

DIOADR

BIT

NAME

FUNCTION

15–0

DIOADR

DIO address. DIOADR contains the internal DIO address used on subsequent accesses to the DIO data or DIO

data auto-increment registers. This field auto-increments (by one) on all accesses to the DIO data auto-increment

Writing a value of 0x40 to DIO address high (DIO address low is ignored) places the TNETX15VE in a hardware

reset state. This action is equivalent to resetting the TNETX15VE by setting the RESET terminal low.

† Most-significant bit

‡ Least-significant bit

TNETX15VE 数据表(PDF) 14 Page - Texas Instruments

TNETX15VE 数据表(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载