RM0352 datasheet(115/138 Pages) STMICROELECTRONICS

115 / 138 page

DocID024647 Rev 1

115/138

RM0352

UART (universal asynchronous receive transmit)

137

UART (universal asynchronous receive transmit)

The Brain device has one asynchronous serial ports (UART). The UART block is an IP

provided by ARM (PL011). Additional details about its functional blocks can be found in

“PrimeCell®UART(PL011) Technical Reference Manual”.

12.1

Features

The UART performs:

•

Serial-to-parallel conversion on data received from a peripheral device

•

Parallel-to-serial conversion on data transmitted to the peripheral device.

The CPU reads and writes data and control/status information through the AMBA APB

interface. The transmit and receive paths are buffered with internal FIFO memories enabling

up to 32-bytes to be stored independently in both transmit and receive modes.

The UART:

•

Includes a programmable baud rate generator that generates a common transmit and

receive internal clock from the UART internal reference clock input, UARTCLK

•

Offers similar functionality to the industry-standard 16C650 UART device

•

Supports the following maximum baud rates:

–

921600 bps, in UART mode

–

460800 bps, in IrDA

mode

–

115200 bps, in low-power IrDA mode.

The UART operation and baud rate values are controlled by the line control register,

UARTLCR_H - see

Section 12.6.7 on page 126 and the baud rate divisor registers (integer

baud rate register, UARTIBRD - see

Section 12.6.5 on page 124 and fractional baud rate

Section 12.6.6 on page 124).

The UART can generate:

•

Individually maskable interrupts from the receive (including timeout), transmit,

•

Modem status and error conditions

•

A single combined interrupt so that the output is asserted if any of the individual

interrupts are asserted, and unmasked.

If a framing, parity, or break error occurs during reception, the appropriate error bit is set,

and is stored in the FIFO. If an overrun condition occurs, the overrun register bit is set

immediately and FIFO data are prevented from being overwritten.

It is possible to program the FIFOs to be 1-byte deep providing a conventional double

buffered UART interface.

The modem status input signals “Clear To Send” (CTS), “Data Carrier Detect” (DCD), “Data

Set Ready” (DSR), and “Ring Indicator” (RI) are supported. The output modem control lines,

“Request To Send” (RTS), and “Data Terminal Ready” (DTR) are also supported.

There is a programmable hardware flow control feature that uses the nUARTCTS input and

the nUARTRTS output to automatically control the serial data flow.

RM0352 数据表(PDF) 115 Page - STMicroelectronics

RM0352 数据表(HTML) 115 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载