RM0319 datasheet(351/368 Pages) STMICROELECTRONICS

351 / 368 page

RM0319

DMA controller (DMAC)

Doc ID 022640 Rev 3

351/368

DMA controller (DMAC)

This chapter focuses on DMAC functionality and operation.

For technical details about the programmable registers related to the DMAC, refer to the

DMAC registers in the following companion document:

●

RM0321: SPEAr320S address map and registers

36.1

Overview

The DMA controller is able to service up to 8 independent DMA channels for sequential data

transfers between single source and destination (memory-to-memory, memory-to-

peripheral, peripheral-to-memory, and peripheral-to-peripheral).

36.2

Main features

●

Each DMA channel can support a unidirectional transfer, with internal 16-words FIFO

per channel.

●

16 peripheral DMA request lines, where each peripheral connected to the DMAC can

assert either a single DMA request or a Burst DMA request (with programmable size to

increase data transfer effectiveness).

●

Hardware priority (0 the highest to 7 the lowest) for each DMA channel to manage

requests from more than 1 channel at the same time.

●

Scatter or gather DMA support through the use of linked lists.

●

An AHB slave acting as programming interface to access to DMA control registers

●

Two AHB masters for data transfer following a DMA request

●

32-bit AHB master bus width, supporting 8-/16-/32-bit wide transactions

●

Support both big-endian and little-endian (little endian is the default mode on DMAC

reset)

●

Separate and combined DMA error and DMA count interrupt requests, with three

interrupt request signals (DMACINTTC, DMACINTERR and DMACINTR)

●

Interrupt masking and raw interrupt status (prior to masking)

RM0319 数据表(PDF) 351 Page - STMicroelectronics

RM0319 数据表(HTML) 351 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载