RM0319 datasheet(353/368 Pages) STMICROELECTRONICS

353 / 368 page

RM0319

DMA controller (DMAC)

Doc ID 022640 Rev 3

353/368

Table 124.

DMAC signal interface

36.3.2

AHB slave interface

The AHB slave interface block allows to connect the DMAC to the AMBA AHB bus.

In particular, the AHB slave interface properly decodes read and write commands on the

AHB bus providing access to DMAC memory-mapped registers for configuration purposes.

It is worth mentioning that the AHB slave and the two AHB masters use the same clock,

HCLK, which means that they are all synchronous.

36.3.3

AHB master interfaces

The DMAC contains two full independent AHB masters for data transfer. This feature allows,

for example, DMAC to transfer data directly from the memory connected to AHB port #1 to

any AHB peripheral connected to AHB port #2. Besides, it enables transactions between the

DMAC and any APB peripheral to occur independently of transactions on AHB bus 1.

Each AHB master is capable of dealing with all types of AHB transactions, including:

●

Split, retry and error responses from AHB slaves. If a peripheral performs a split or

retry, the DMAC stalls and waits until the transaction can complete.

●

Locked transfers for source and destination of each stream.

●

Setting of protection bits for transfers on each stream.

The two AHB masters are connected to buses of the same width (the default is a 32-bit bus).

However, source and destination transfers can be with different widths, and can be the same

width or narrower than the physical bus width. In this case, the DMAC packs or unpacks

data as appropriate.

Group

Signal name

Direction

Size

(bit)

Description

DMA request

DMACBREQ

Input

DMA burst transfer request

DMACLBREQ

Input

DMA last burst transfer request

DMACSREQ

Input

DMA single transfer request

DMACLSREQ

Input

DMA last single transfer request

DMA response

DMACCLR

Output

DMA request clear

DMACTC

Output

DMA terminal count (transaction complete)

Interrupt

request

DMACINTERR

Output

DMA error interrupt request

DMACINTTC

Output

DMA terminal count interrupt request

DMACINTR

Output

DMA interrupt request. This signal

combines the DMACINTERR and

DMACINTTC requests.

AHB Master #1 -

Input/Output -

See AMBA specification

AHB Master #2 -

Input/Output -

See AMBA specification

AHB Slave

Input/Output -

See AMBA specification

RM0319 数据表(PDF) 353 Page - STMicroelectronics

RM0319 数据表(HTML) 353 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

RM0319 数据表(PDF) 353 Page - STMicroelectronics

RM0319 数据表(HTML) 353 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载