STM8S datasheet(108/467 Pages) STMICROELECTRONICS

108 / 467 page

General purpose I/O ports (GPIO)

RM0016

108/467

DocID14587 Rev 14

11.3.2

Output modes

Setting the DDRx bit selects output mode. In this mode, writing to the ODR bits applies a

digital value to the I/O through the latch. Reading IDR bit returns the digital value from the

corresponding I/O pin. Using the CR1, CR2 registers, different output modes can be

configured by software: Push-pull output, Open-drain output.

Refer to Section 11.8: Output mode details on page 110 for more information.

11.4

Reset configuration

All I/O pins are generally input floating under reset (i.e. during the reset phase) and at reset

state (i.e. after reset release). However, a few pins may have a different behavior. Refer to

the datasheet pinout description for all details.

11.5

Unused I/O pins

Unused I/O pins must not be left floating to avoid extra current consumption. They must be

put into one of the following configurations:

•

connected to VDD or VSS by external pull-up or pull-down resistor and kept as input

floating (reset state),

•

configured as input with internal pull-up/down resistor,

•

configured as output push-pull low.

The I/O ports not present on smaller packages are automatically configured by a factory

setting (unless otherwise specified in the datasheet). As a consequence, no configuration is

required on these I/O ports. The bits corresponding to these ports in the configuration

registers Px_ODR, PxDDR, PxCR1 and PxCR2 can be written, but this will have no effect.

The value read in the corresponding bits of the PxIDR register will be '0'.

11.6

Low power modes

Note:

If PA1/PA2 pins are used to connect an external oscillator, to ensure a lowest power

consumption in Halt mode, PA1 and PA2 must be configured as input pull-up.

Table 22. Effect of low power modes on GPIO ports

Mode

Description

Wait

No effect on I/O ports. External interrupts cause the device to exit from Wait

mode.

Halt

No effect on I/O ports. External interrupts cause the device to wakeup from

Halt mode.

STM8S 数据表(PDF) 108 Page - STMicroelectronics

STM8S 数据表(HTML) 108 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载