| 数据搜索系统,热门电子元器件搜索 |
|
STM8S 数据表(PDF) 106 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S 数据表(HTML) 106 Page - STMicroelectronics |
|
106 / 467 page ![]() General purpose I/O ports (GPIO) RM0016 106/467 DocID14587 Rev 14 Figure 24. GPIO block diagram Note: The output stage is disabled when the analog input is selected. 11.3 Port configuration and usage An output data register (ODR), pin input register (IDR), data direction register (DDR) are always associated with each port. The control register 1 (CR1) and control register 2 (CR2) allow input/output options. An I/O pin is programmed using the corresponding bits in the DDR, ODR, CR1 and CR2 registers. Bit n in the registers corresponds to pin n of the Port. The various configurations are summarized in Table 21. ODR REGISTER DDR REGISTER CR1 REGISTER PIN VDD ALTERNATE ENABLE ALTERNATE OUTPUT 1 0 PULL-UP CONDITION P-BUFFER N-BUFFER PULL-UP ALTERNATE FUNCTION INPUT TO ON-CHIP VDD DIODES FROM OTHER BITS EXTERNAL TO INTERRUPT INTERRUPT CR2 REGISTER PERIPHERAL CONTROLLER SLOPE CONTROL IDR REGISTER (Read only) OUTPUT INPUT PAD PROTECTION On/Off Schmitt trigger Analog input ai17840 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |