ZUSBOPTSC01ZAC datasheet(101/402 Pages) ZILOG

101 / 402 page

PS024604-1005

P R E L I M I N A R Y

PWM Control 0 Register

Z8FMC16100 Series Flash MCU

Product Specification

Bit

Position

Value

(H)

Description

[7]

PWMOFF

Place PWM outputs in off-state

Disable modulator control of PWM pins. Outputs are in predefined off-state. This

is not dependent on the reload event.

Re-enable modulator control of PWM pins at next PWM reload event.

[6]

OUTCTL

PWM Output Control

PWM outputs are controlled by the Pulse-Width Modulator.

PWM outputs selectively disabled (set to off-state) according to values in the

OUTx bits of the PWMOUT register.

[5]

ALIGN

PWM Edge Alignment

PWM outputs are edge aligned.

PWM outputs are center aligned.

[4]

Reserved

[3]

ADCTRIG

ADC Trigger Enable

No ADC trigger pulses.

ADC trigger enabled.

[2]

Reserved

[1]

READY

Values Ready for Next Reload Event

PWM values (pre-scale, period, and duty cycle) are not ready. Do not use

values in holding registers at next PWM reload event

PWM values (pre-scale, period, and duty cycle) are ready. Transfer all values

from temporary holding registers to working registers at next PWM reload event.

[0]

PWMEN

PWM Enable

Pulse-width modulator is disabled and enabled PWM output pins are forced to

default off-state. PWM master counter is stopped. Certain control registers may

only written in this state.

Pulse-width modulator is enabled and PWM output pins are enabled as outputs.

ZUSBOPTSC01ZAC 数据表(PDF) 101 Page - Zilog, Inc.

ZUSBOPTSC01ZAC 数据表(HTML) 101 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载