ZUSBOPTSC01ZAC datasheet(161/402 Pages) ZILOG

161 / 402 page

PS024604-1005

P R E L I M I N A R Y

LIN-UART Control 1 Registers

Z8FMC16100 Series Flash MCU

Product Specification

139

LMST—LIN Master Mode

0 = LIN Master Mode not selected

1 = LIN Master Mode selected (if MPEN, PEN, LSLV = 0)

LSLV—LIN Slave Mode

0 = LIN Slave Mode not selected

1 = LIN Slave Mode selected (if MPEN, PEN, LMST = 0)

ABEN—Autobaud Enable

0 = Autobaud not enabled

1 = Autobaud enabled if in LIN Slave mode.

ABIEN—Autobaud Interrupt Enable

0 = Interrupt following Autobaud does not occur

1 = Interrupt WILL follow Autobaud if in LIN Slave mode and ABEN = 1. When the Auto-

baud character is received, a receive interrupt is generated and the ATB bit is set in the

Status0 register. There is no receive data associated with this interrupt. The Baud Reload

registers will be updated by hardware with the new bit period value.

LinState[1:0]—LIN State Machine

The LinState is controlled by both hardware and software. Software can force a state

change at any time if necessary. In normal operation, software moves the state in and out

of Sleep state. For a LIN Slave, software changes the state from Sleep to Wait for Break

after which hardware cycles through the Wait for Break, Autobaud and Active states. Soft-

ware changes the state from one of the active states to Sleep state if the LIN bus goes into

Sleep mode. For a LIN Master, software changes the state from Sleep to Active where it

remains until software sets it back to the Sleep state. After configuration software does not

alter the LinState field during operation.

00 = Sleep State (either LMST or LSLV may be set)

01 = Wait for Break state (only valid for LSLV = 1)

10 = Autobaud state (only valid for LSLV = 1)

11 = Active state (either LMST or LSLV may be set)

TxBreakLength —Used in LIN mode by the master to control the duration of the transmit-

ted Break.

Table 74. LIN Control Register (U0CTL1 with MSEL = 010b)

BITS

FIELD

LMST

LSLV

ABEN

ABIEN

LinState[1:0]

TxBreakLength

RESET

R/W

ADDR

F43H with MSEL = 010b

ZUSBOPTSC01ZAC 数据表(PDF) 161 Page - Zilog, Inc.

ZUSBOPTSC01ZAC 数据表(HTML) 161 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载