数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

Z8F021ASH020SC 数据表(PDF) 69 Page - Zilog, Inc.

部件名 Z8F021ASH020SC
功能描述  Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers
PDF  276 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

Z8F021ASH020SC 数据表(HTML) 69 Page - Zilog, Inc.

Back Button Z8F021ASH020SC Datasheet HTML 65Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 66Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 67Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 68Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 69Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 70Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 71Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 72Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 73Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 276 page
background image
PS022815-0206
Interrupt Controller
Z8 Encore! XP® 4K Series
Product Specification
50
Interrupt Controller
Overview
The interrupt controller on the Z8 Encore! XP® 4K Series products prioritizes the interrupt
requests from the on-chip peripherals and the GPIO port pins. The features of the interrupt
controller include the following:
• 20 unique interrupt vectors:
–
12 GPIO port pin interrupt sources (two are shared)
–
10 on-chip peripheral interrupt sources (two are shared)
• Flexible GPIO interrupts
–
Eight selectable rising and falling edge GPIO interrupts
–
Four dual-edge interrupts
• Three levels of individually programmable interrupt priority
• Watch-Dog Timer and LVD can be configured to generate an interrupt
Interrupt requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly
manner and force the CPU to start an interrupt service routine (ISR). Usually this interrupt
service routine is involved with the exchange of data, status information, or control infor-
mation between the CPU and the interrupting peripheral. When the service routine is com-
pleted, the CPU returns to the operation from which it was interrupted.
The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts,
the interrupt controller has no effect on operation. Refer to the eZ8 CPU User Manual for
more information regarding interrupt servicing by the eZ8 CPU. The eZ8 CPU User Man-
ual is available for download at www.zilog.com.
Interrupt Vector Listing
Table 33 lists all of the interrupts available in order of priority. The interrupt vector is
stored with the most significant byte (MSB) at the even Program Memory address and the
least significant byte (LSB) at the following odd Program Memory address.
Some port interrupts are not available on the 8- and 20-pin packages. The ADC interrupt is
unavailable on devices not containing an ADC.
Note:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com