 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
Z8F021ASH020SC 数据表(PDF) 56 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z8F021ASH020SC 数据表(HTML) 56 Page - Zilog, Inc. |
|
|
56 / 276 page  PS022815-0206 General-Purpose I/O Z8 Encore! XP® 4K Series Product Specification 37 Port B PB0 Reserved AFS1[0]: 0 ANA0/AMPOUT ADC Analog Input/LPO Output AFS1[0]: 1 PB1 Reserved AFS1[1]: 0 ANA1/AMPINN ADC Analog Input/LPO Input (N) AFS1[1]: 1 PB2 Reserved AFS1[2]: 0 ANA2/AMPINP ADC Analog Input/LPO Input (P) AFS1[2]: 1 PB3 CLKIN External Clock Input AFS1[3]: 0 ANA3 ADC Analog Input AFS1[3]: 1 PB4 Reserved AFS1[4]: 0 ANA7 ADC Analog Input AFS1[4]: 1 PB5 Reserved AFS1[5]: 0 VREF* ADC Voltage Reference AFS1[5]: 1 PB6 Reserved AFS1[6]: 0 Reserved AFS1[6]: 1 PB7 Reserved AFS1[7]: 0 Reserved AFS1[7]: 1 Note: Because there are at most two choices of alternate function for any pin of Port B, the Alternate Function Set register AFS2 is not used to select the function. Also, alternate function selection as described in Port A–D Alternate Function Sub-Registers on page 42 must also be enabled. * VREF is available on PB5 in 28-pin products only. Table 15. Port Alternate Function Mapping (Continued)(Non 8-Pin Parts) Port Pin Mnemonic Alternate Function Description Alternate Function Set Register AFS1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
