数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

Z8F021ASH020SC 数据表(PDF) 50 Page - Zilog, Inc.

部件名 Z8F021ASH020SC
功能描述  Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers
PDF  276 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

Z8F021ASH020SC 数据表(HTML) 50 Page - Zilog, Inc.

Back Button Z8F021ASH020SC Datasheet HTML 46Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 47Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 48Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 49Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 50Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 51Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 52Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 53Page - Zilog, Inc. Z8F021ASH020SC Datasheet HTML 54Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 276 page
background image
PS022815-0206
Low-Power Modes
Z8 Encore! XP® 4K Series
Product Specification
31
surements on ANA0 (the LPO output). This bit enables the amplifier even in STOP mode.
If the amplifier is not required in STOP mode, disable it. Failure to perform this results in
STOP mode currents greater than specified.
This register is only reset during a power-on reset sequence. Other system reset events do
not affect it.
LPO — Low-Power Operational Amplifier Disable
0 = LPO is enabled (this applies even in STOP mode).
1 = LPO is disabled.
Reserved—Must be 0.
VBO—Voltage Brown-Out Detector Disable
This bit and the VBO_AO Flash option bit must both enable the VBO for the VBO to be
active.
0 = VBO Enabled
1 = VBO Disabled
TEMP—Temperature Sensor Disable
0 = Temperature Sensor Enabled
1 = Temperature Sensor Disabled
ADC—Analog-to-Digital Converter Disable
0 = Analog-to-Digital Converter Enabled
1 = Analog-to-Digital Converter Disabled
COMP—Comparator Disable
0 = Comparator is Enabled
1 = Comparator is Disabled
Reserved—Must be 0.
Asserting any power control bit will disable the targeted block, regardless of any enable
bits contained in the target block’s control registers.
Table 13. Power Control Register 0 (PWRCTL0)
BITS
7
6
5
4
3
2
1
0
FIELD
LPO
Reserved
VBO
TEMP
ADC
COMP
Reserved
RESET
1
000
00
00
R/W
R/WR/W
R/WR/W
R/WR/W
R/WR/W
ADDR
F80H
Note:
Note:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com