Z8F021ASH020SC datasheet(80/276 Pages) ZILOG

80 / 276 page

PS022815-0206

Interrupt Controller

Z8 Encore! XP® 4K Series

Product Specification

Because these shared interrupts are edge-triggered, it is possible to generate an interrupt

just by switching from one shared source to another. For this reason, an interrupt must be

disabled before switching between sources.

PA7VS—PA7/LVD Selection

0 = PA7 is used for the interrupt for PA7VS interrupt request.

1 = The LVD is used for the interrupt for PA7VS interrupt request.

PA6CS—PA6/Comparator Selection

0 = PA6 is used for the interrupt for PA6CS interrupt request.

1 = The Comparator is used for the interrupt for PA6CS interrupt request.

Reserved—Must be 0.

Interrupt Control Register

The Interrupt Control (IRQCTL) register (Table 48) contains the master enable bit for all

interrupts.

IRQE—Interrupt Request Enable

This bit is set to 1 by executing an EI (Enable Interrupts) or IRET (Interrupt Return)

instruction, or by a direct register write of a 1 to this bit. It is reset to 0 by executing a DI

instruction, eZ8 CPU acknowledgement of an interrupt request, Reset or by a direct regis-

ter write of a 0 to this bit.

0 = Interrupts are disabled.

1 = Interrupts are enabled.

Reserved—Must be 0.

Table 47. Shared Interrupt Select Register (IRQSS)

BITS

FIELD

PA7VS

PA6CS

Reserved

RESET

000

R/W

R/WR/W

ADDR

FCEH

Table 48. Interrupt Control Register (IRQCTL)

BITS

FIELD

IRQE

Reserved

RESET

000

R/W

RRR

ADDR

FCFH

Z8F021ASH020SC 数据表(PDF) 80 Page - Zilog, Inc.

Z8F021ASH020SC 数据表(HTML) 80 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载