| 数据搜索系统,热门电子元器件搜索 |
|
VSC8540RT 数据表(PDF) 38 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
VSC8540RT 数据表(HTML) 38 Page - Microchip Technology |
|
38 / 87 page ![]() VSC8540RT DS60001603E-page 38 2022 Microchip Technology Inc. and its subsidiaries 6.2.1 MODE CONTROL The device register at memory address 0 controls several aspects of the VSC8540RT device functionality. The following table shows the available bit settings in this register and what they control. 6.2.2 MODE STATUS The register at address 1 in the device main registers space enables reading the currently enabled mode setting. The following table shows possible readouts of this register. TABLE 6-3: MODE CONTROL, ADDRESS 0 (0X00) Bit Name Access Description Default 15 Software reset R/W Self-clearing. Restores all serial management interface (SMI) registers to default state, except for sticky and super-sticky bits. 1: Reset asserted. 0: Reset de-asserted. Wait 1 ?s after setting this bit to initiate another SMI register access. 0 14 Loopback R/W 1: Loopback enabled. 0: Loopback disabled. When loopback is enabled, the device functions at the current speed setting and with the current duplex mode setting (bits 6, 8, and 13 of this register). 0 13 Forced speed selection LSB R/W Least significant bit. MSB is bit 6. 00: 10 Mbps 01: 100 Mbps 10: Reserved 11: Reserved 1 12 Autonegotiation enable R/W 1: Autonegotiation enabled. 0: Autonegotiation disabled. 1 11 Power-down R/W 1: Power down enabled. 0 10 Isolate R/W 1: Disable MAC interface outputs and ignore MAC interface inputs. 0 9 Restart autonegotiation R/W Self-clearing bit. 1: Restart autonegotiation on media interface. 0 8 Duplex R/W 1: Full-duplex. 0: Half-duplex. 0 7 Collision test enable R/W 1: Collision test enabled. 0 6 Forced speed selection MSB R/W Most significant bit. LSB is bit 13.1 00: 10 Mbps 01: 100 Mbps 10: Reserved 11: Reserved 0 5:0 Reserved RO Reserved. TABLE 6-4: MODE STATUS, ADDRESS 1 (0X01) Bit Name Access Description Default 15 100BASE-T4 capability RO 1: 100BASE-T4 capable. 0 14 100BASE-TX FDX capability RO 1: 100BASE-TX FDX capable. 1 13 100BASE-TX HDX capability RO 1: 100BASE-TX HDX capable. 1 12 10BASE-T FDX capability RO 1: 10BASE-T FDX capable. 1 11 10BASE-T HDX capability RO 1: 10BASE-T HDX capable. 1 10 100BASE-T2 FDX capability RO 1: 100BASE-T2 FDX capable. 0 9 100BASE-T2 HDX capability RO 1: 100BASE-T2 HDX capable. 0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |