| 数据搜索系统,热门电子元器件搜索 |
|
VSC8540RT 数据表(PDF) 75 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
VSC8540RT 数据表(HTML) 75 Page - Microchip Technology |
|
75 / 87 page ![]() 2022 Microchip Technology Inc. and its subsidiaries DS60001603E-page 75 VSC8540RT FIGURE 8-7: COMPENSATED INPUT RGMII TIMING FIGURE 8-8: COMPENSATED OUTPUT RGMII TIMING 8.4.11 START OF FRAME INDICATION This section contains the AC specifications for the SOF indication signals. TABLE 8-27: PHY OUTPUT (RX_CLK DELAY WHEN REGISTER 20E2.[6:4]=100’B) Parameter Symbol Minimum Typical Maximum Unit Data to clock setup (RX_CLK delay = 100’b) tSETUP_R 1.4 2.0 ns Clock to data hold (RX_CLK delay = 100’b) tHOLD_R 1.5 2.0 ns TABLE 8-28: START OF FRAME INDICATION AC CHARACTERISTICS Parameter Symbol Minimum Typical Maximum Unit Condition TX_SOF_CLK/ RX_SOF_CLK frequency fFREQ 125 - 100 ppm 125 125 + 100 ppm MHz TX_SOF_CLK/ RX_SOF_CLK stability fSTABILITY 1.75 ppm TX_SOF_CLK/ RX_SOF_CLK duty cycle DC 40 60 % TX_SOF_CLK/ RX_SOF_CLK peak-to-peak jitter JPPCLK_SOF 350 ps 10 k samples TX_SOF_CLK/ RX_SOF_CLK rise time tR 0.9 ns 20% to 80% TX_SOF_CLK/ RX_SOF_CLK fall time tF 0.9 ns 20% to 80% Data to clock output skew (at PHY) RX_SOF_CLK to RX_SOF tSKEW_RX_- SOF 700 1100 ps tSETUP_T TXD[3:0] TX_CTL TX_CLK TXD[3:0] TXD[7:4] TXEN TXERR tHOLD_T RXD[3:0] RX_CTL RX_CLK RXD[3:0] RXD[7:4] RXEN RXERR tSETUP_R RX_CLK with Internal Delay Added tHOLD_R RX_CLK delay = 100'b |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |