VSC8540RT datasheet(12/87 Pages) MICROCHIP

12 / 87 page

VSC8540RT

DS60001603E-page 12

 2022 Microchip Technology Inc. and its subsidiaries

R/GMII

RX_CLK

I/O,

VDDMAC

RGMII/MII receive clock output. The

logic state on this pin is latched on the

rising edge of NRESET to configure the

device. See Section 5.3, Hardware

Mode Strapping and PHY Addressing

for details.

R/GMII

RX_DV/RX_CTL

I/O,

VDDMAC

MII receive data valid output / RGMII

receive control output. The logic state on

this pin is latched on the rising edge of

NRESET to configure the device. See

Section 5.3, Hardware Mode Strapping

and PHY Addressing for details.

R/GMII

RX_ER

I/O,

VDDMAC

MII receive data error output. The logic

state on this pin is latched on the rising

edge of NRESET to configure the

device. See Section 5.3, Hardware

Mode Strapping and PHY Addressing

for details.

R/GMII

RXD0

I/O,

VDDMAC

RGMII/MII data output. The logic state

on this pin is latched on the rising edge

of NRESET to configure the device. See

Section 5.3, Hardware Mode Strapping

and PHY Addressing for details.

R/GMII

RXD1

I/O,

VDDMAC

RGMII/MII data output. The logic state

on this pin is latched on the rising edge

of NRESET to configure the device. See

Section 5.3, Hardware Mode Strapping

and PHY Addressing for details.

R/GMII

RXD2

I/O,

VDDMAC

RGMII/MII data output. The logic state

on this pin is latched on the rising edge

of NRESET to configure the device. See

Section 5.3, Hardware Mode Strapping

and PHY Addressing for details.

R/GMII

RXD3

I/O,

VDDMAC

RGMII/MII data output. The logic state

on this pin is latched on the rising edge

of NRESET to configure the device. See

Section 5.3, Hardware Mode Strapping

and PHY Addressing for details.

R/GMII

TX_CLK

I, PD

VDDMAC

RGMII transmit clock input

R/GMII

TX_EN/TX_CTL

I, PD

VDDMAC

MII transmit data enable input/RGMII

transmit data control input

R/GMII

TX_ER

I, PD

VDDMAC

MII transmit data error input

R/GMII

TXD0

I, PD

VDDMAC

RGMII/MII data input

R/GMII

TXD1

I, PD

VDDMAC

RGMII/MII data input

R/GMII

TXD2

I, PD

VDDMAC

RGMII/MII data input

R/GMII

TXD3

I, PD

VDDMAC

RGMII/MII data input

TABLE 3-2:

PINS BY FUNCTION

VSC8540RT 数据表(PDF) 12 Page - Microchip Technology

VSC8540RT 数据表(HTML) 12 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表下载

链接网址

VSC8540RT 数据表(PDF) 12 Page - Microchip Technology

VSC8540RT 数据表(HTML) 12 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表 下载

链接网址

数据表下载