VSC8540RT datasheet(44/87 Pages) MICROCHIP

44 / 87 page

VSC8540RT

DS60001603E-page 44

 2022 Microchip Technology Inc. and its subsidiaries

When set to 10, the squelch level is increased and can improve the bit error rate in high-noise environments.

• When bit 22.9 is set, all sticky register bits retain their values during a software reset. Clearing this bit causes all

sticky register bits to change to their default values upon software reset. Super-sticky bits retain their values upon

software reset regardless of the setting of bit 22.9.

• When bit 22.0 is set, if a write to any PHY register (registers 0–31, including extended registers), the same write is

broadcast to all PHYs. For example, if bit 22.0 is set to 1 and a write to PHY0 is executed (register 0 is set to

0x1040), all PHYs' register 0s are set to 0x1040. Disabling this bit restores normal PHY write operation. Reads are

still possible when this bit is set, but the value that is read corresponds only to the particular PHY being

addressed.

6.2.17

EXTENDED PHY CONTROL 1

The following table shows the settings available.

Note:

After configuring bits 13:11 of the extended PHY control register set 1, a software reset (register 0, bit 15)

must be written to change the device operating mode. On read, these bits only indicate the actual operating

mode and not the pending operating mode setting before a software reset has taken place.

6.2.18

EXTENDED PHY CONTROL 2

The second set of extended controls is located in register 24 in the main register space for the device. The following

table shows the settings and readouts available.

TABLE 6-20:

EXTENDED PHY CONTROL 1, ADDRESS 23 (0X17)

Bit

Name

Access

Description

Default

15:14 Reserved

Reserved.

MAC supplied clock

enable

R/W

MAC interface RX_CLK synchronization.

0: Synchronize RX_CLK to recovered clock.

1: Synchronize RX_CLK to REFCLK.

Note:

This bit is not applicable to the RMII MAC

interface selection. This bit may be

changed during COMA mode or written

prior to a soft-reset, after which it takes

effect.

12:11

MAC interface selection R/W

MAC interface mode.

00: MII.

01: RMII.

10: RGMII.

11: Reserved.

Note:

These bits may be changed during COMA

mode or written prior to a soft-reset, after

which it takes effect.

10:4

Reserved

Reserved.

Far-end loopback mode R/W

1: Enabled.

2:0

Reserved

Reserved.

TABLE 6-21:

EXTENDED PHY CONTROL 2, ADDRESS 24 (0X18)

Bit

Name

Access

Description

Default

15:13 100BASE-TX edge rate control

R/W

Sticky bit.

011: +7 edge rate (slowest).

010: +6 edge rate.

001: +5 edge rate.

000: +4 edge rate.

111: +3 edge rate.

110: +2 edge rate.

101: +1 edge rate.

100: Fastest edge rate.

000

VSC8540RT 数据表(PDF) 44 Page - Microchip Technology

VSC8540RT 数据表(HTML) 44 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表下载

链接网址

VSC8540RT 数据表(PDF) 44 Page - Microchip Technology

VSC8540RT 数据表(HTML) 44 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表 下载

链接网址

数据表下载