 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
LSM6DST 数据表(PDF) 33 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LSM6DST 数据表(HTML) 33 Page - STMicroelectronics |
|
|
33 / 180 page  DocID033525 Rev 2 33/180 LSM6DST Module specifications 180 4.4.2 I²C - inter-IC control interface Subject to general operating conditions for Vdd and Top. Figure 6. I²C slave timing diagram Note: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports. Table 7. I²C slave timing values Symbol Parameter I²C fast mode(1)(2) I²C fast mode+(1)(2) Unit Min Max Min Max f(SCL) SCL clock frequency 0 400 0 1000 kHz tw(SCLL) SCL clock low time 1.3 0.5 μs tw(SCLH) SCL clock high time 0.6 0.26 tsu(SDA) SDA setup time 100 50 ns th(SDA) SDA data hold time 0 0.9 0 μs th(ST) START/REPEATED START condition hold time 0.6 0.26 tsu(SR) REPEATED START condition setup time 0.6 0.26 tsu(SP) STOP condition setup time 0.6 0.26 tw(SP:SR) Bus free time between STOP and START condition 1.3 0.5 Data valid time 0.9 0.45 Data valid acknowledge time 0.9 0.45 CB Capacitive load for each bus line 400 550 pF 1. Data based on standard I²C protocol requirement, not tested in production. 2. Data for I²C fast mode and I²C fast mode+ have been validated by characterization, not tested in production. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
