APR2SLASHD datasheet(15/101 Pages) NXP

15 / 101 page

DSP56001A

Host Interface (HI) Port

MOTOROLA

DSP56001A/D, Rev. 1

1-9

HEN

PB12

Input

Input or

Output

Tri-stated Host Enable—This input enables a data transfer on the host data bus.

When HEN is asserted and HR/W is high, H0–H7 become outputs

and the host processor may read DSP56001A data. When HEN is

asserted and HR/W is low, H0–H7 become inputs. Host data is

latched in the DSP on the rising edge of HEN. Normally, a chip select

signal derived from host address decoding and an enable strobe are

used to generate HEN.

Port B GPIO 12 (PB12)

—This signal is aGPIO signal called PB12

when the Host Interface is not being used.

After reset, the default state for this signal is GPIO input.

HREQ

PB13

Open

drain

Output

Input or

Output

Tri-stated Host Request—This signal is used by the Host Interface to request

service from the host processor, DMA controller, or a simple external

controller.

Note:

HREQ should always be pulled high when it is not in use.

Port B GPIO 13 (PB13)

—This signal is a GPIO (not open-drain) signal

(PB13) when the Host Interface is not selected.

After reset, the default state for this signal is GPIO input.

HACK

PB14

Input

Input or

Output

Tri-stated Host Acknowledge—This input has two functions. It provides a host

acknowledge handshake signal for DMA transfers and it receives a

host interrupt acknowledge compatible with MC68000 family

processors.

Note:

HACK should always be pulled high when it is not in use.

Port B GPIO 14 (PB14)

—This signal is a GPIO signal (PB14) when the

Host Interface is not selected, and may be programmed as a GPIO

signal when the Host Interface is selected.

After reset, the default state for this signal is GPIO input.

Table 1-9

HI Signals (Continued)

Signal

Name

Signal

Type

State

during

Reset

Signal Description

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

APR2/D 数据表(PDF) 15 Page - NXP Semiconductors

APR2/D 数据表(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

APR2/D 数据表(PDF) 15 Page - NXP Semiconductors

APR2/D 数据表(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载