数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

APR2/D 数据表(PDF) 28 Page - NXP Semiconductors

部件名 APR2/D
功能描述  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

APR2/D 数据表(HTML) 28 Page - NXP Semiconductors

Back Button APR2/D Datasheet HTML 24Page - NXP Semiconductors APR2/D Datasheet HTML 25Page - NXP Semiconductors APR2/D Datasheet HTML 26Page - NXP Semiconductors APR2/D Datasheet HTML 27Page - NXP Semiconductors APR2/D Datasheet HTML 28Page - NXP Semiconductors APR2/D Datasheet HTML 29Page - NXP Semiconductors APR2/D Datasheet HTML 30Page - NXP Semiconductors APR2/D Datasheet HTML 31Page - NXP Semiconductors APR2/D Datasheet HTML 32Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 101 page
background image
2-10
DSP56001A/D, Rev. 1
MOTOROLA
DSP56001A
RESET, Stop, Mode Select, and Interrupt Timing
28 Delay from Level-Sensitive
IRQA Assertion to Fetch of First
Interrupt Instruction (when
exiting ‘Stop’)
(See Note 1)
Internal Crystal
Oscillator Clock, OMR
Bit 6 = 0
Stable External Clock,
OMR Bit 6 = 1
65548
× T
C
20
× T
C
65548
× T
C
20
× T
C
ns
ns
Note:
1.
A clock stabilization delay is required when using the on-chip crystal oscillator in two cases:
• after power-on reset, and
• when recovering from Stop mode.
During this stabilization period, TC, TH, and TL will not be constant. Since this stabilization period
varies, a delay of 75,000
× T
C is typically allowed to assure that the oscillator is stable before
executing programs.
While it is possible to set OMR Bit 6 = 1 when using the internal crystal oscillator, it is not
recommended and these specifications do not guaraantee timings for that case.
2.
Circuit stabilization delay is required during reset when using an external clock in two cases:
• after power-on reset, and
• when recovering from Stop mode.
3.
When using fast interrupts and IRQA and IRQB are defined as level-sensitive, then timings 19
through 22 apply to prevent multiple interrupt service. To avoid these timing restrictions, the
deasserted Edge-Triggered mode is recommended when using fast interrupt. Long interrupts are
recommended when using Level-Sensitive mode.
Table 2-8
Reset, Stop, Mode Select, and Interrupt Timing (27/33 MHz) (Continued)
Num
Characteristics
27 MHz
33 MHz
Unit
Min
Max
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com