数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

APR2/D 数据表(PDF) 36 Page - NXP Semiconductors

部件名 APR2/D
功能描述  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

APR2/D 数据表(HTML) 36 Page - NXP Semiconductors

Back Button APR2/D Datasheet HTML 32Page - NXP Semiconductors APR2/D Datasheet HTML 33Page - NXP Semiconductors APR2/D Datasheet HTML 34Page - NXP Semiconductors APR2/D Datasheet HTML 35Page - NXP Semiconductors APR2/D Datasheet HTML 36Page - NXP Semiconductors APR2/D Datasheet HTML 37Page - NXP Semiconductors APR2/D Datasheet HTML 38Page - NXP Semiconductors APR2/D Datasheet HTML 39Page - NXP Semiconductors APR2/D Datasheet HTML 40Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 101 page
background image
2-18
DSP56001A/D, Rev. 1
MOTOROLA
DSP56001A
Serial Communication Interface (SCI) Timing
SERIAL COMMUNICATION INTERFACE (SCI) TIMING
VCC = 5.0 V ± 10% for 27 MHz; 5.0 V ± 5% for 33 MHz;
TJ =-40 to 105 ˚C; CL = 50 pF + 1 TTL loads
tSCC = Synchronous Clock Cycle Time (For internal clock, tSCC is determined by the SCI Clock
Control Register and TC.) The minimum tSCC value is 8 × TC.
Table 2-10
SCI Synchronous Mode Timing (27/33 MHz)
Num
Characteristics
27 MHz
33 MHz
Unit
Min
Max
Min
Max
55
Synchronous Clock Cycle—tSCC
8
× T
C
—8
× T
C
—ns
56
Clock Low Period
4
× T
C– 15
4
× T
C– 13
ns
57
Clock High Period
4
× T
C– 15
4
× T
C– 13
ns
58
< intentionally blank >
————
59
Output Data Setup to Clock
Falling Edge (Internal Clock)
2
× T
C + TL –
39
—2
× T
C + TL –
31
—ns
60
Output Data Hold After Clock
Rising Edge (Internal Clock)
2
× T
C – TL –
11
—2
× T
C – TL –
9
—ns
61
Input Data Setup Time Before
Clock
Rising Edge (Internal Clock)
2
× T
C + TL +
35
—2
× T
C + TL +
28
—ns
62
Input Data Not Valid Before
Clock Rising Edge (Internal
Clock)
—2
× T
C + TL –
8
—2
× T
C + TL –
6
ns
63
Clock Falling Edge to Output
Data Valid (External Clock)
—48—39
ns
64
Output Data Hold After Clock
Rising Edge (External Clock)
TC + 9
TC + 8
ns
65
Input Data Setup Time Before
Clock
Rising Edge (External Clock)
23—19—
ns
66
Input Data Hold Time After
Clock Rising Edge (External
Clock)
31—25—
ns
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com