APR2SLASHD datasheet(18/101 Pages) NXP

18 / 101 page

1-12

DSP56001A/D, Rev. 1

MOTOROLA

DSP56001A

Synchronous Serial Interface Port

SRD

PC7

Input

Input or

Output

Tri-stated SSI Receive Data—This input signal receives serial data and

transfers the data to the SSI Receive Shift Register.

Port C GPIO 7 (PC7)

—This signal is GPIO signal PC7 when the SSI

SRD function is not being used.

After reset, the default state is GPIO input.

STD

PC8

Output

Input or

Output

Tri-stated SSI Transmit Data (STD)—This output signal transmits serial data

from the SSI Transmitter Shift Register.

Port C GPIO 8 (PC8)

—This signal is GPIO signal PC8 when the SSI

STD function is not being used.

After reset, the default state is GPIO input.

Table 1-11

Synchronous Serial Interface (SSI) Signals (Continued)

Signal Name

Signal

Type

State

during

Reset

Signal Description

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

APR2/D 数据表(PDF) 18 Page - NXP Semiconductors

APR2/D 数据表(HTML) 18 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

APR2/D 数据表(PDF) 18 Page - NXP Semiconductors

APR2/D 数据表(HTML) 18 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载