APR2SLASHD datasheet(33/101 Pages) NXP

33 / 101 page

DSP56001A

Host I/O (HI) Timing

MOTOROLA

DSP56001A/D, Rev. 1

2-15

39 HR/W Low Setup Time Before

HEN Assertion

0—0—

40 HR/W Low Hold Time After

HEN Deassertion

4—4—

41 HR/W High Setup Time to

HEN Assertion

0—0—

42 HR/W High Hold Time After

HEN/HACK Deassertion

4—4—

43 HA0-HA2 Setup Time Before

HEN Assertion

0—0—

44 HA0-HA2 Hold Time After

HEN Deassertion

4—4—

45 DMA HACK Assertion to

HREQ Deassertion (See Note 5)

46 DMA HACK Deassertion to

HREQ Assertion (See Notes 5, 6)

•

for DMA RXL Read

•

for DMA TXL Write

•

all other cases

tHSDL + TC +

TH + 4

tHSDL + TC +

—

tHSDL + TC +

TH + 4

tHSDL + TC +

—

47 Delay from HEN Deassertion to

HREQ Assertion for RXL Read

(See Notes 5, 6)

tHSDL + TC +

TH + 4

—tHSDL + TC +

TH + 4

—ns

48 Delay from HEN Deassertion to

HREQ Assertion for TXL Write

(See Notes 5, 6)

tHSDL + TC +

—tHSDL + TC +

—ns

49 Delay from HEN Assertion to

HREQDeassertion for RXL

Read, TXL Write (See Notes 5, 6)

Note:

Host synchronization delay (tHSDL) is the time period required for the DSP56001 to sample any

external asynchronous input signal, determine whether it is high or low, and synchronize it to the

DSP56001 internal clock.

See Host Port Considerations in the section on Design Considerations.

This timing must be adhered to only if two consecutive writes to the TXL are executed without

polling TXDE or HREQ.

This timing must be adhered to only if two consecutive reads from one of these registers are executed

without polling the corresponding status bits or HREQ.

HREQ is pulled up by a 1 k

Ω resistor.

Specifications are periodically sampled and not 100% tested.

May decrease to 0 ns for future versions.

Table 2-9

Host I/O Timing (Continued)(27/33 MHz) (Continued)

Num

Characteristics

27 MHz

33 MHz

Unit

Min

Max

Min

Max

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

APR2/D 数据表(PDF) 33 Page - NXP Semiconductors

APR2/D 数据表(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

APR2/D 数据表(PDF) 33 Page - NXP Semiconductors

APR2/D 数据表(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载