数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

APR2/D 数据表(PDF) 48 Page - NXP Semiconductors

部件名 APR2/D
功能描述  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

APR2/D 数据表(HTML) 48 Page - NXP Semiconductors

Back Button APR2/D Datasheet HTML 44Page - NXP Semiconductors APR2/D Datasheet HTML 45Page - NXP Semiconductors APR2/D Datasheet HTML 46Page - NXP Semiconductors APR2/D Datasheet HTML 47Page - NXP Semiconductors APR2/D Datasheet HTML 48Page - NXP Semiconductors APR2/D Datasheet HTML 49Page - NXP Semiconductors APR2/D Datasheet HTML 50Page - NXP Semiconductors APR2/D Datasheet HTML 51Page - NXP Semiconductors APR2/D Datasheet HTML 52Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 101 page
background image
2-30
DSP56001A/D, Rev. 1
MOTOROLA
DSP56001A
External Bus Synchronous Timing
EXTERNAL BUS SYNCHRONOUS TIMING
VCC = 5.0 V ± 10% for 27 MHz, VCC = 5.0 Vdc ± 5% for 33 MHz,
TJ = -40˚ to +105˚ C, CL = 50 pF + 1 TTL loads
Capacitance Derating
: The DSP56001A external bus timing specifications are designed and
tested at the maximum capacitive load of 50 pF, including stray capacitance. Typically, the drive
capability of the external bus pins (A0–A15, D0–D23, PS, DS, RD, WR, X/Y) derates linearly at 1
ns per 12 pF of additional capacitance from 50 pF to 250 pF of loading. Port B and C pins (HI,
SCI, SSI) derate linearly at 1 ns per 5 pF of additional capacitance from 50 pF to 250 pF of loading.
Active-low lines should be pulled up in a manner consistent with the AC and DC specifications.
Table 2-14
External Bus Synchronous Timing
Num
Characteristics
27 MHz
33 MHz
Unit
Min
Max
Min
Max
140
Clk Low transition to
Address Valid
—19—19
ns
141
Clk High transition to WR
Assertion(See Note 1, 2)
WS=0
WS>0
0
0
17
TH + 17
0
0
17
TH + 17
ns
ns
142
Clk High transition to WR
Deassertion
516513
ns
143
Clk High transition to RD
Assertion
016016
ns
144
Clk High transition to RD
Deassertion
3
13
3
10.5
ns
145
Clk Low transition to Data-
Out Valid
—19—19
ns
146
Clk Low transition to Data-
Out Invalid (See Note 3)
4
3.5
ns
147
Data-In Valid to Clk High
transition (Setup)
4—4—
ns
148
Clk High transition to
Data-In Invalid (Hold)
12—12—
ns
149
Clk Low transition to
Address Invalid (See Note 3)
2—2—
ns
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com