APR2SLASHD datasheet(49/101 Pages) NXP

49 / 101 page

DSP56001A

External Bus Synchronous Timing

MOTOROLA

DSP56001A/D, Rev. 1

2-31

Note:

AC timing specifications which are referenced to a device input signal are measured in

production with respect to the 50% point of the respective input signal’s transition.

WS are wait state values specified in the BCR.

Clk Low transition to data-out invalid (specification # T146) and Clk Low transition to address

invalid (specification # T149) indicate the time after which data/address are no longer

guaranteed to be valid.

Timings are given from Clk midpoint to VOL or VOH of the corresponding signal(s).

Figure 2-23 Synchronous Bus Timing

Table 2-14

External Bus Synchronous Timing (Continued)

Num

Characteristics

27 MHz

33 MHz

Unit

Min

Max

Min

Max

Note:

During Read-Modify-Write Instructions, the address lines do not change states.

Data In

Data Out

CKOUT

A0–A15,

DS, PS,

X/Y

D0–D23

140

143

144

149

141

142

147

148

145

146

AA0395

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

APR2/D 数据表(PDF) 49 Page - NXP Semiconductors

APR2/D 数据表(HTML) 49 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载