TUSB3200CPAH datasheet(39/93 Pages) TI

39 / 93 page

2–23

2.2.14.2 Single Byte Write

As shown is Figure 2-4, a single byte data write transfer begins with the master device transmitting a start condition

followed by the I2C device address and the read/write bit. The read/write bit determines the direction of the data

transfer. For a write data transfer, the read/write bit should be a 0. After receiving the correct I2C device address and

the read/write bit, the I2C slave device should respond with an acknowledge bit. Next, the TUSB3200 should transmit

the address byte or bytes corresponding to the I2C slave device internal memory address being accessed. After

receiving the address byte, the I2C slave device should again respond with an acknowledge bit. Next, the TUSB3200

device should transmit the data byte to be written to the memory address being accessed. After receiving the data

byte, the I2C slave device should again respond with an acknowledge bit. Finally, the TUSB3200 device should

transmit a stop condition to complete the single byte data write transfer.

R/W ACK A7

ACK

D0 ACK

Start Condition

Stop

Condition

Acknowledge

I2C Device Address and

Read/Write Bit

Memory or Register Address

Data Byte

SDA

Figure 2–4. Single Byte Write Transfer

2.2.14.3 Multiple Byte Write

A multiple byte data write transfer is identical to a single byte data write transfer except that multiple data bytes are

transmitted by the TUSB3200 device to the I2C slave device as shown in Figure 2-5. After receiving each data byte,

the I2C slave device should respond with an acknowledge bit.

D0 ACK

Stop

Condition

Acknowledge

I2C Device Address and

Read/Write Bit

Memory or Register Address

Last Data Byte

R/W ACK A7

A0 ACK D7

D0 ACK

Start Condition

Acknowledge

SDA

First Data Byte

Other

Data Bytes

Figure 2–5. Multiple Byte Write Transfer

2.2.14.4 Single Byte Read

As shown in Figure 2-6, a single byte data read transfer begins with the TUSB3200 device transmitting a start

condition followed by the I2C device address and the read/write bit. For the data read transfer, both a write followed

by a read are actually done. Initially, a write is done to transfer the address byte or bytes of the internal memory

address to be read. As a result, the read/write bit should be a 0. After receiving the I2C device address and the

read/write bit, the I2C slave device should respond with an acknowledge bit. Also, after sending the internal memory

address byte or bytes, the TUSB3200 device should transmit another start condition followed by the I2C slave device

address and the read/write bit again. This time the read/write bit should be a 1 indicating a read transfer. After

receiving the I2C device address and the read/write bit the I2C slave device should again respond with an

acknowledge bit. Next, the I2C slave device should transmit the data byte from the memory address being read. After

receiving the data byte, the TUSB3200 device should transmit a not-acknowledge followed by a stop condition to

complete the single byte data read transfer.

A0 R/W ACK A7

ACK

Start

Condition

Stop

Condition

Acknowledge

I2C Device Address and

Read/Write Bit

Memory or Register Address

Data Byte

SDA

D0 ACK

I2C Device Address and

Read/Write Bit

Repeat Start Condition

Not

Acknowledge

R/W

Figure 2–6. Single Byte Read Transfer

TUSB3200CPAH 数据表(PDF) 39 Page - Texas Instruments

TUSB3200CPAH 数据表(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载

链接网址

TUSB3200CPAH 数据表(PDF) 39 Page - Texas Instruments

TUSB3200CPAH 数据表(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表 下载

链接网址

数据表下载