数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB3200CPAH 数据表(PDF) 73 Page - Texas Instruments

部件名 TUSB3200CPAH
功能描述  USB Streaming Controller STC
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TUSB3200CPAH 数据表(HTML) 73 Page - Texas Instruments

Back Button TUSB3200CPAH Datasheet HTML 69Page - Texas Instruments TUSB3200CPAH Datasheet HTML 70Page - Texas Instruments TUSB3200CPAH Datasheet HTML 71Page - Texas Instruments TUSB3200CPAH Datasheet HTML 72Page - Texas Instruments TUSB3200CPAH Datasheet HTML 73Page - Texas Instruments TUSB3200CPAH Datasheet HTML 74Page - Texas Instruments TUSB3200CPAH Datasheet HTML 75Page - Texas Instruments TUSB3200CPAH Datasheet HTML 76Page - Texas Instruments TUSB3200CPAH Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 93 page
background image
A–25
A.5.2.10DMA Channel 0 Time Slot Assignment Register (Low Byte) (DMATSL0 – Address FFEAh)
The DMA channel 0 time slot assignment register (low byte) contains the eight least significant time slot bits. The time
slot assignment bits are used to define which CODEC port interface time slots are supported by DMA channel 0. The
DMA channel will control the transfer of data between the USB endpoint buffers and the CODEC port interface
registers based on which bits are set. The direction of the data transfer depends on the value of the USB endpoint
direction bit (EPDIR) in the DMA channel 0 control register. The desired time slot bits should be set by the MCU before
the DMA channel is enabled. There are a total of fourteen time slot bits for each DMA channel.
Bit
7
6
5
4
3
2
1
0
Mnemonic
TSL7
TSL6
TSL5
TSL4
TSL3
TSL2
TSL1
TSL0
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
BIT
MNEMONIC
NAME
DESCRIPTION
7:0
TSL(7:0)
Time slot assignment
The DMA time slot assignment bits are set to a 1 by the MCU to define the CODEC
port interface time slots supported by this DMA channel.
A.5.2.11DMA Channel 0 Time Slot Assignment Register (High Byte) (DMATSH0 – Address FFE9h)
The DMA channel 0 time slot assignment register (high byte) contains the six most significant time slot bits. In addition,
this register contains the bytes per time slot control bits.
Bit
7
6
5
4
3
2
1
0
Mnemonic
BPTS1
BPTS0
TSL13
TSL12
TSL11
TSL10
TSL9
TSL8
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
BIT
MNEMONIC
NAME
DESCRIPTION
7:6
BPTS(1:0)
Bytes per time slot
The bytes per time slot bits are used to define the number of bytes to be transferred
for each time slot supported by this DMA channel.
00b = 1 byte,
01b = 2 bytes,
10b = 3 bytes,
11b = 4 bytes
5:0
TSL(13:8)
Time slot assignment
The DMA time slot assignment bits are set to a 1 by the MCU to define the CODEC
port interface time slots supported by this DMA channel.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com