TUSB3200CPAH datasheet(76/93 Pages) TI

76 / 93 page

A–28

A.5.3.5 Adaptive Clock Generator MCLK Capture Register (High Byte) (ACGCAPH – Address FFE3h)

The adaptive clock generator MCLK capture register (high byte) contains the most significant byte of the 16-bit

CODEC master clock (MCLK) signal cycle count that is captured each time a USB start of frame (SOF) occurs.

Bit

Mnemonic

CAP15

CAP14

CAP13

CAP12

CAP11

CAP10

CAP9

CAP8

Type

Default

BIT

MNEMONIC

NAME

DESCRIPTION

7:0

CAP(15:8)

ACG MCLK capture

The ACG MCLK capture bit values are updated by hardware each time a USB start

of frame occurs. This register contains the most signification byte of the 16-bit value.

A.5.3.6 Adaptive Clock Generator Divider Control Register (ACGDCTL – Address FFE2h)

The adaptive clock generator divider control register contains the control bits for programming the MCLKI signal

divider and the MCLKO signal divider. See section 2.2.10 for the operation details of the adaptive clock generator

and how to program these dividers.

Bit

Mnemonic

DIVM3

DIVM2

DIVM1

DIVM0

—

DIVI2

DIVI1

DIVI0

Type

R/W

Default

BIT

MNEMONIC

NAME

DESCRIPTION

7:4

DIVM(3:0)

Divide by M value

The divide by M control bits are set by the MCU to program the MCLKO signal

divider.

0000b = divide by 1,

0001b = divide by 2,

…, 1111b = divide by 16

—

Reserved

Reserved for future use.

2:0

DIVI(2:0)

Divide by I value

The divide by I control bits are set by the MCU to program the MCLKI signal divider.

000b = divide by 1,

001b = divide by 2,

…,

111b = divide by 8

TUSB3200CPAH 数据表(PDF) 76 Page - Texas Instruments

TUSB3200CPAH 数据表(HTML) 76 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

数据表下载