数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SIO1007 数据表(PDF) 62 Page - Microchip Technology

部件名 SIO1007
功能描述  LPC Super I/O LPC IrDA Hot Docking Chip with UART
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

SIO1007 数据表(HTML) 62 Page - Microchip Technology

Back Button SIO1007 Datasheet HTML 58Page - Microchip Technology SIO1007 Datasheet HTML 59Page - Microchip Technology SIO1007 Datasheet HTML 60Page - Microchip Technology SIO1007 Datasheet HTML 61Page - Microchip Technology SIO1007 Datasheet HTML 62Page - Microchip Technology SIO1007 Datasheet HTML 63Page - Microchip Technology SIO1007 Datasheet HTML 64Page - Microchip Technology SIO1007 Datasheet HTML 65Page - Microchip Technology SIO1007 Datasheet HTML 66Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 108 page
background image
SIO1007
DS00002020A-page 62
 2005 - 2015 Microchip Technology Inc.
18.4.5
CR04
CR04 can only be accessed in the configuration state and after the CSR has been initialized to 04H.
Note 18-5
MIDI Support: The Musical Instrumental Digital Interface (MIDI) operates at 31.25Kbaud (+/-1%).
18.4.6
CR05
Register CR05 is reserved. The default value of this register after power up is 00H.
18.4.7
CR06
Register CR06 is reserved. The default value of this register after power up is 00H.
18.4.8
CR07
CR07 can only be accessed in the configuration state and after the CSR has been initialized to 07H. CR07 controls auto
power management.
18.4.9
CR08
Register CR08 is reserved. The default value of this register after power up is 00H.
TABLE 18-7:
CR04
UART Miscellaneous
Type: R/W
Default: 0X00 ON VCC POR
BIT NO.
BIT NAME
DESCRIPTION
3:0
Read Only. A read returns “0”.
4MIDI 1 (Note 18-5)
Serial Clock Select Port 1: A low level on this bit disables MIDI support
(default). A high level on this bit enables MIDI support.
5MIDI 2 (Note 18-5)
Serial Clock Select Port 2: A low level on this bit disables MIDI support
(default). A high level on this bit enables MIDI support.
7:6
Read Only. A read returns “0”.
TABLE 18-8:
CR07
Auto Power Management and Boot Drive Select
Type: R/W
Default: 0X00 ON VCC POR;
BITS[6:5] = 00 ON PCI RESET
BIT NO.
BIT NAME
DESCRIPTION
4:0
Reserved
Read Only. A read returns 0.
5
UART 2 Enable
This bit controls the AUTOPOWER DOWN feature of the UART2. The
function is:
0 = Auto powerdown disabled (default)
1 = Auto powerdown enabled
This bit is reset to the default state by POR or a hardware reset.
6
UART 1 Enable
This bit controls the AUTOPOWER DOWN feature of the UART1. The
function is:
0 = Auto powerdown disabled (default)
1 = Auto powerdown enabled
This bit is reset to the default state by POR or a hardware reset.
7
Reserved
Read Only. A read returns 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com