 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
SIO1007 数据表(PDF) 73 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SIO1007 数据表(HTML) 73 Page - Microchip Technology |
|
|
73 / 108 page  2005 - 2015 Microchip Technology Inc. DS00002020A-page 73 SIO1007 The Runtime Register logical device base address is initialized using the base address bits located in two configuration registers: CR30-low byte and CR21-high byte. The Runtime Register base address can be set to 4080 locations on 16- byte boundaries from 0000H - FFF0H. The Runtime Register base address bits A[3:0] are decoded as 0000b. The Runtime Register block uses full 16-bit addressing decoding. An address matching the Runtime Register base address bits A[15:4] is decoded using the spe- cific address bits A[3:0] to target registers in Section 17.0. When the activate bit in CR3A-bit1 is cleared to 0, no address decoding takes place for the Runtime Register block log- ical device. . 18.4.33 CR22 Register CR22 is reserved. The default value of this register after power up is 00H. 18.4.34 CR23 Register CR23 is reserved. The default value of this register after power up is 00H. 18.4.35 CR24 CR24 can only be accessed in the configuration state and after the CSR has been initialized to 24H. CR24 is used to select the base address of Serial Port 1 (UART1). The serial port can be set to 96 locations on 8-byte boundaries from 100H - 3F8H. To disable Serial Port 1, set ADR9 and ADR8 to zero. Set CR24.0 to 0 when writing the UART1 Base Address. Serial Port 1 Address Decoding: address bits A[15:10] must be ‘000000’ to access UART1 registers. A[2:0] are decoded as XXXb. TABLE 18-28: CR21 Runtime Register Base Address Register - High Byte Type: R/W Default: 0x00 on VCC POR BIT NO. BIT NAME DESCRIPTION 0 ADR12 Runtime Register Base Address bits for decoder. 1 ADR13 2 ADR14 3 ADR15 4 RESERVED Reads return 0. Writes have no effect. 5 RESERVED Reads return 0. Writes have no effect. 6 RESERVED Reads return 0. Writes have no effect. 7 RESERVED Reads return 0. Writes have no effect. TABLE 18-29: CR24 UART1 Base Address Register Type: R/W Default: 0X00 ON VCC POR BIT NO. BIT NAME DESCRIPTION 0 Reserved Read Only. A read returns 0. 1 ADR3 Serial Port 1 Base Address bits for decoder. 2 ADR4 3 ADR5 4 ADR6 5 ADR7 6 ADR8 7 ADR9 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
