数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SIO1007 数据表(PDF) 84 Page - Microchip Technology

部件名 SIO1007
功能描述  LPC Super I/O LPC IrDA Hot Docking Chip with UART
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

SIO1007 数据表(HTML) 84 Page - Microchip Technology

Back Button SIO1007 Datasheet HTML 80Page - Microchip Technology SIO1007 Datasheet HTML 81Page - Microchip Technology SIO1007 Datasheet HTML 82Page - Microchip Technology SIO1007 Datasheet HTML 83Page - Microchip Technology SIO1007 Datasheet HTML 84Page - Microchip Technology SIO1007 Datasheet HTML 85Page - Microchip Technology SIO1007 Datasheet HTML 86Page - Microchip Technology SIO1007 Datasheet HTML 87Page - Microchip Technology SIO1007 Datasheet HTML 88Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 108 page
background image
SIO1007
DS00002020A-page 84
 2005 - 2015 Microchip Technology Inc.
Note 18-9
The Activate bit disables the selected address range for the logical device. When the Activate bit is
set and the corresponding Logical Device resides at a valid I/O base address, the Logical Device will
participate in Plug-and-Play range checking.
APPLICATION NOTE: When the Activate bit (CR3A bit 3 to ‘1’), the values in CR3B and CR3C must be valid;
otherwise, an undefined state and undesired behavior may result.
18.4.58
CR3B-3C
CR3B can only be accessed in the configuration state and after the CSR has been initialized to 3BH. CR3C can only
be accessed in the configuration state and after the CSR has been initialized to 3CH.
CR3B and CR3C are used to
select the base address of LPC Docking. Valid addresses for LPC Docking runtime register space can be set to locations
on single -byte boundaries from 0000H - FFFFH. To disable LPC Docking runtime register decoding, set the Activate bit
(CR3A-bit 3 to ‘0’).
Set CR3A-bit 3 to ‘0’ (to disable LPC Docking runtime register decoding) when writing the LPC Docking Base Address
registers CR3B and CR3C.
The LPC Docking runtime register uses full 16-bit addressing decoding.
3LPC Dock
Note 18-9
A high level on this bit, enables the host access to LPC Docking logical
device’s I/O runtime register space. The I/O address is selected by the LPC
Docking Base Address Registers.
A low level on this bit disables the host access to LPC Docking logical
device (default).
4,5,6, 7
Reserved
Read Only. A read returns 0
TABLE 18-52: CR3B
LPC Docking Base Address Register High Byte
Type: R/W
Default: 0X00 ON VCC POR
BIT NO.
BIT NAME
DESCRIPTION
0
ADR8
LPC Docking Base Address bits for decoder.
1
ADR9
2
ADR10
3
ADR11
4
ADR12
5
ADR13
6
ADR14
7
ADR15
TABLE 18-51: CR3A (CONTINUED)
Logical Device Activate Register
Type: R/W
Default: 0x00 on VCC POR
BIT NO.
BIT NAME
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com