GXM datasheet(46/244 Pages) NSC

46 / 244 page

www.national.com

Revision 3.1

Processor Programming (Continued)

Cache Disable: If CD = 1, no further cache line fills occur. However, data already present in the cache continues

to be used if the requested address hits in the cache. Writes continue to update the cache and cache invalida-

tions due to inquiry cycles occur normally. The cache must also be invalidated with a WBINVD instruction to com-

pletely disable any cache activity.

Not Write-Through: If NW = 1, the on-chip cache operates in write-back mode. In write-back mode, writes are

issued to the external bus only for a cache miss, a line replacement of a modified line, execution of a locked

instruction, or a line eviction as the result of a flush cycle. If NW = 0, the on-chip cache operates in write-through

mode. In write-through mode, all writes (including cache hits) are issued to the external bus. This bit cannot be

changed if LOCK_NW = 1 in CCR2.

Alignment Check Mask: If AM = 1, the AC bit in the EFLAGS register is unmasked and allowed to enable align-

ment check faults. Setting AM = 0 prevents AC faults from occurring.

Write Protect: Protects read-only pages from supervisor write access. WP = 0 allows a read-only page to be

written from privilege level 0-2. WP = 1 forces a fault on a write to a read-only page from any privilege level.

5NE

Numerics Exception: NE = 1 to allow FPU exceptions to be handled by interrupt 16. NE = 0 if FPU exceptions

are to be handled by external interrupts.

4RSVD

Reserved: Do not attempt to modify, always 1.

3TS

Task Switched: Set whenever a task switch operation is performed. Execution of a floating point instruction with

TS = 1 causes a DNA fault. If MP = 1 and TS = 1, a WAIT instruction also causes a DNA fault.

2EM

Emulate Processor Extension: If EM = 1, all floating point instructions cause a DNA fault 7.

1MP

Monitor Processor Extension: If MP = 1 and TS = 1, a WAIT instruction causes Device Not Available (DNA)

fault 7. The TS bit is set to 1 on task switches by the CPU. Floating point instructions are not affected by the state

of the MP bit. The MP bit should be set to one during normal operations.

0PE

Protected Mode Enable: Enables the segment based protection mechanism. If PE = 1, protected mode is

enabled. If PE = 0, the CPU operates in real mode and addresses are formed as in an 8086-style CPU. Refer to

Section 3.13 “Protection” on page 86.

Table 3-7. CR4-CR0 Bit Definitions (Continued)

Bit

Name

Description

Table 3-8. Effects of Various Combinations of EM, TS, and MP Bits

CR0[3:1]

Instruction Type

WAIT

ESC

Execute

Fault 7

Execute

Fault 7

Execute

Fault 7

Execute

Fault 7

GXM 数据表(PDF) 46 Page - National Semiconductor (TI)

GXM 数据表(HTML) 46 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

GXM 数据表(PDF) 46 Page - National Semiconductor (TI)

GXM 数据表(HTML) 46 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载