GXM datasheet(24/244 Pages) NSC

24 / 244 page

www.national.com

Revision 3.1

Signal Definitions (Continued)

2.2

SIGNAL DESCRIPTIONS

2.2.1

System Interface Signals

Signal Name

BGA

Pin No.

SPGA

Pin No.

Type

Description

SYSCLK

P26

V34

System Clock

System Clock runs synchronously with the PCI bus. The internal

clock of the GXm processor is generated by an internal PLL

which multiplies the SYSCLK input and can run up to eight times

faster. The SYSCLK to core clock multiplier is configured using

the CLKMOD[2:0] inputs.

The SYSCLK input is a fixed frequency which can only be

stopped or varied when the GXm processor is in a full 3V Sus-

pend. (Section 6.4 “3-Volt Suspend Mode” on page 174 for

details regarding this mode.)

CLKMODE[2:0]

M1, L1,

G3, R2,

Clock Mode

Thesesignals areusedto set thecore clock multiplier. The PCI

clock "SYSCLK" is multiplied by the value programmed by CLK-

MODE[2:0] to generate the GXm processor’s core clock.

CLKMODE2 is valid only for GXm processor revision 4.0 and up.

The value read from DIR1 (Device ID Register 1, refer to

page 51) affects the definition of the CLKMODE pins.

If DIR1 = 30h-33h then CLKMODE[1:0]:

00 = SYSCLK multiplied by 4 (Test mode only)

01 = SYSCLK multiplied by 6

10 = SYSCLK multiplied by 7

11 = SYSCLK multiplied by 5

If DIR1 = 34h-4Fh then CLKMODE[1:0]:

00 = SYSCLK multiplied by 4 (Test mode only)

01 = SYSCLK multiplied by 6

10 = SYSCLK multiplied by 7

11 = SYSCLK multiplied by 8

If DIR1 > or = 50h then CLKMODE[2:0]:

000 = SYSCLK multiplied by 4 (Test mode only)

001 = SYSCLK multiplied by 10

010 = SYSCLK multiplied by 9

011 = SYSCLK multiplied by 5

100 = SYSCLK multiplied by 4

101 = SYSCLK multiplied by 6

110 = SYSCLK multiplied by 7

111 = SYSCLK multiplied by 8

RESET

Reset

RESET aborts all operations in progress and places the

GXm processor into a reset state. RESET forces the CPU and

peripheral functions to begin executing at a known state. All data

in the on-chip cache is invalidated.

RESET is an asynchronous input but must meet specified setup

and hold times to guarantee recognition at a particular clock

edge. This input is typically generated during the Power-On-

Reset sequence.

Note:

Warm Reset does not require an input on the GXm pro-

cessor since the function is virtualized using SMM.

GXM 数据表(PDF) 24 Page - National Semiconductor (TI)

GXM 数据表(HTML) 24 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载